David E. Graybill

Array ( [id] => 4206225 [patent_doc_number] => 06027948 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-02-22 [patent_title] => 'Method to permit high temperature assembly processes for magnetically sensitive devices' [patent_app_type] => 1 [patent_app_number] => 8/940587 [patent_app_country] => US [patent_app_date] => 1997-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 12 [patent_no_of_words] => 2083 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/027/06027948.pdf [firstpage_image] =>[orig_patent_app_number] => 940587 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4180951 [patent_doc_number] => 06020219 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-02-01 [patent_title] => 'Method of packaging fragile devices with a gel medium confined by a rim member' [patent_app_type] => 1 [patent_app_number] => 8/939053 [patent_app_country] => US [patent_app_date] => 1997-09-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 4521 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 209 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/020/06020219.pdf [firstpage_image] =>[orig_patent_app_number] => 939053 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4282705 [patent_doc_number] => 06281566 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-28 [patent_title] => 'Plastic package for electronic devices' [patent_app_type] => 1 [patent_app_number] => 8/936401 [patent_app_country] => US [patent_app_date] => 1997-09-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 2038 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 27 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/281/06281566.pdf [firstpage_image] =>[orig_patent_app_number] => 936401 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3888672 [patent_doc_number] => 05834320 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-10 [patent_title] => 'Method of assembling a semiconductor device using a magnet' [patent_app_type] => 1 [patent_app_number] => 8/935976 [patent_app_country] => US [patent_app_date] => 1997-09-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 5822 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/834/05834320.pdf [firstpage_image] =>[orig_patent_app_number] => 935976 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3876947 [patent_doc_number] => 05804460 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-08 [patent_title] => 'Linewidth metrology of integrated circuit structures' [patent_app_type] => 1 [patent_app_number] => 8/931066 [patent_app_country] => US [patent_app_date] => 1997-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2556 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 193 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/804/05804460.pdf [firstpage_image] =>[orig_patent_app_number] => 931066 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3836453 [patent_doc_number] => 05846852 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-12-08 [patent_title] => 'Process for mounting an electronic component to a substrate and process for spray-cooling the electronic component mounted to a substrate' [patent_app_type] => 1 [patent_app_number] => 8/929941 [patent_app_country] => US [patent_app_date] => 1997-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 3788 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/846/05846852.pdf [firstpage_image] =>[orig_patent_app_number] => 929941 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4146134 [patent_doc_number] => 06063701 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-05-16 [patent_title] => 'Conductive particle transferring method' [patent_app_type] => 1 [patent_app_number] => 8/929057 [patent_app_country] => US [patent_app_date] => 1997-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 29 [patent_no_of_words] => 7842 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/063/06063701.pdf [firstpage_image] =>[orig_patent_app_number] => 929057 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4026674 [patent_doc_number] => 05942013 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-24 [patent_title] => 'Substrate processing system' [patent_app_type] => 1 [patent_app_number] => 8/928023 [patent_app_country] => US [patent_app_date] => 1997-09-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 5432 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 166 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/942/05942013.pdf [firstpage_image] =>[orig_patent_app_number] => 928023 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4190738 [patent_doc_number] => 06013112 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-01-11 [patent_title] => 'Relay apparatus for relaying object to be treated' [patent_app_type] => 1 [patent_app_number] => 8/927563 [patent_app_country] => US [patent_app_date] => 1997-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 4493 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 242 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/013/06013112.pdf [firstpage_image] =>[orig_patent_app_number] => 927563 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3926003 [patent_doc_number] => 05980591 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-09 [patent_title] => 'System for processing a plurality of objects contained in a plurality of cassettes' [patent_app_type] => 1 [patent_app_number] => 8/916441 [patent_app_country] => US [patent_app_date] => 1997-08-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 29 [patent_no_of_words] => 23411 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 176 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/980/05980591.pdf [firstpage_image] =>[orig_patent_app_number] => 916441 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3937985 [patent_doc_number] => 05872026 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-02-16 [patent_title] => 'Process of fabricating an integrated circuit die package having a plurality of pins' [patent_app_type] => 1 [patent_app_number] => 8/916025 [patent_app_country] => US [patent_app_date] => 1997-08-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 3420 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 206 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/872/05872026.pdf [firstpage_image] =>[orig_patent_app_number] => 916025 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4037477 [patent_doc_number] => 05903429 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-05-11 [patent_title] => 'Capacitor, method for producing same and method for producing dielectric body' [patent_app_type] => 1 [patent_app_number] => 8/907915 [patent_app_country] => US [patent_app_date] => 1997-08-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 3454 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/903/05903429.pdf [firstpage_image] =>[orig_patent_app_number] => 907915 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3849121 [patent_doc_number] => 05766983 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-16 [patent_title] => 'Tape automated bonding circuit with interior sprocket holes' [patent_app_type] => 1 [patent_app_number] => 8/907751 [patent_app_country] => US [patent_app_date] => 1997-08-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2301 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 374 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/766/05766983.pdf [firstpage_image] =>[orig_patent_app_number] => 907751 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4197284 [patent_doc_number] => 06013535 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-01-11 [patent_title] => 'Method for applying adhesives to a lead frame' [patent_app_type] => 1 [patent_app_number] => 8/906673 [patent_app_country] => US [patent_app_date] => 1997-08-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 26 [patent_no_of_words] => 4481 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/013/06013535.pdf [firstpage_image] =>[orig_patent_app_number] => 906673 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3969904 [patent_doc_number] => 05916513 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-06-29 [patent_title] => 'Method and apparatus for affixing components to a substrate when a manufacturing line ceases operation' [patent_app_type] => 1 [patent_app_number] => 8/905621 [patent_app_country] => US [patent_app_date] => 1997-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 17 [patent_no_of_words] => 6125 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 186 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/916/05916513.pdf [firstpage_image] =>[orig_patent_app_number] => 905621 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3945053 [patent_doc_number] => 05953591 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-14 [patent_title] => 'Process for laser detection of gas and contaminants in a wafer transport gas tunnel' [patent_app_type] => 1 [patent_app_number] => 8/894497 [patent_app_country] => US [patent_app_date] => 1997-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 13 [patent_no_of_words] => 13226 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 48 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/953/05953591.pdf [firstpage_image] =>[orig_patent_app_number] => 894497 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4124536 [patent_doc_number] => 06127205 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-03 [patent_title] => 'Process for manufacturing a molded electronic component having pre-plated lead terminals' [patent_app_type] => 1 [patent_app_number] => 8/901239 [patent_app_country] => US [patent_app_date] => 1997-07-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 2405 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/127/06127205.pdf [firstpage_image] =>[orig_patent_app_number] => 901239 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4093472 [patent_doc_number] => 06099596 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-08 [patent_title] => 'Wafer out-of-pocket detection tool' [patent_app_type] => 1 [patent_app_number] => 8/899631 [patent_app_country] => US [patent_app_date] => 1997-07-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 2753 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/099/06099596.pdf [firstpage_image] =>[orig_patent_app_number] => 899631 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4257556 [patent_doc_number] => 06204074 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-20 [patent_title] => 'Chip design process for wire bond and flip-chip package' [patent_app_type] => 1 [patent_app_number] => 8/895542 [patent_app_country] => US [patent_app_date] => 1997-07-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 11 [patent_no_of_words] => 8166 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 198 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/204/06204074.pdf [firstpage_image] =>[orig_patent_app_number] => 895542 [rel_patent_id] =>[rel_patent_doc_number] =>)