David E. Graybill

Array ( [id] => 3936773 [patent_doc_number] => 05915169 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-06-22 [patent_title] => 'Semiconductor chip scale package and method of producing such' [patent_app_type] => 1 [patent_app_number] => 8/777927 [patent_app_country] => US [patent_app_date] => 1996-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 3900 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/915/05915169.pdf [firstpage_image] =>[orig_patent_app_number] => 777927 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4180979 [patent_doc_number] => 06020221 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-02-01 [patent_title] => 'Process for manufacturing a semiconductor device having a stiffener member' [patent_app_type] => 1 [patent_app_number] => 8/764039 [patent_app_country] => US [patent_app_date] => 1996-12-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 8 [patent_no_of_words] => 2862 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 166 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/020/06020221.pdf [firstpage_image] =>[orig_patent_app_number] => 764039 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4000339 [patent_doc_number] => 05858815 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-01-12 [patent_title] => 'Semiconductor package and method for fabricating the same' [patent_app_type] => 1 [patent_app_number] => 8/763605 [patent_app_country] => US [patent_app_date] => 1996-12-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 32 [patent_no_of_words] => 4900 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 296 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/858/05858815.pdf [firstpage_image] =>[orig_patent_app_number] => 763605 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4090787 [patent_doc_number] => 06044534 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-04-04 [patent_title] => 'Semiconductor device manufacturing machine and method for manufacturing a semiconductor device by using the same manufacturing machine' [patent_app_type] => 1 [patent_app_number] => 8/761833 [patent_app_country] => US [patent_app_date] => 1996-12-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 18 [patent_no_of_words] => 8768 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/044/06044534.pdf [firstpage_image] =>[orig_patent_app_number] => 761833 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3884118 [patent_doc_number] => 05776786 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-07-07 [patent_title] => 'Method for wire-bonding a covered wire' [patent_app_type] => 1 [patent_app_number] => 8/759229 [patent_app_country] => US [patent_app_date] => 1996-12-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 12 [patent_no_of_words] => 3133 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 177 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/776/05776786.pdf [firstpage_image] =>[orig_patent_app_number] => 759229 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3941787 [patent_doc_number] => 05946544 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-31 [patent_title] => 'Circuit board-mounted IC package cooling and method' [patent_app_type] => 1 [patent_app_number] => 8/754965 [patent_app_country] => US [patent_app_date] => 1996-11-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2432 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 216 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/946/05946544.pdf [firstpage_image] =>[orig_patent_app_number] => 754965 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3730241 [patent_doc_number] => 05693570 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-12-02 [patent_title] => 'Process for manufacturing a programmable power generation circuit for flash EEPROM memory systems' [patent_app_type] => 1 [patent_app_number] => 8/746833 [patent_app_country] => US [patent_app_date] => 1996-11-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 16 [patent_no_of_words] => 8215 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/693/05693570.pdf [firstpage_image] =>[orig_patent_app_number] => 746833 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1593262 [patent_doc_number] => 06491732 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-12-10 [patent_title] => 'Wafer handling apparatus and method' [patent_app_type] => B1 [patent_app_number] => 08/749719 [patent_app_country] => US [patent_app_date] => 1996-11-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 1196 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/491/06491732.pdf [firstpage_image] =>[orig_patent_app_number] => 08749719 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3896136 [patent_doc_number] => 05897330 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-04-27 [patent_title] => 'Method of manufacturing thermoelectric power generation unit' [patent_app_type] => 1 [patent_app_number] => 8/737333 [patent_app_country] => US [patent_app_date] => 1996-11-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 46 [patent_no_of_words] => 20177 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 14 [patent_words_short_claim] => 252 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/897/05897330.pdf [firstpage_image] =>[orig_patent_app_number] => 737333 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4116402 [patent_doc_number] => 06071758 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-06 [patent_title] => 'Process for manufacturing a chip card micromodule with protection barriers' [patent_app_type] => 1 [patent_app_number] => 8/748343 [patent_app_country] => US [patent_app_date] => 1996-11-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 2888 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/071/06071758.pdf [firstpage_image] =>[orig_patent_app_number] => 748343 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3884967 [patent_doc_number] => 05723347 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-03 [patent_title] => 'Semi-conductor chip test probe and process for manufacturing the probe' [patent_app_type] => 1 [patent_app_number] => 8/736543 [patent_app_country] => US [patent_app_date] => 1996-10-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 28 [patent_no_of_words] => 3815 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/723/05723347.pdf [firstpage_image] =>[orig_patent_app_number] => 736543 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4320005 [patent_doc_number] => 06242803 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-05 [patent_title] => 'Semiconductor devices with integral contact structures' [patent_app_type] => 1 [patent_app_number] => 8/735810 [patent_app_country] => US [patent_app_date] => 1996-10-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 38 [patent_no_of_words] => 19975 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 12 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/242/06242803.pdf [firstpage_image] =>[orig_patent_app_number] => 735810 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3924024 [patent_doc_number] => 05928389 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-27 [patent_title] => 'Method and apparatus for priority based scheduling of wafer processing within a multiple chamber semiconductor wafer processing tool' [patent_app_type] => 1 [patent_app_number] => 8/735370 [patent_app_country] => US [patent_app_date] => 1996-10-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 8857 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 47 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/928/05928389.pdf [firstpage_image] =>[orig_patent_app_number] => 735370 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3933878 [patent_doc_number] => 05997588 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-12-07 [patent_title] => 'Semiconductor processing system with gas curtain' [patent_app_type] => 1 [patent_app_number] => 8/729550 [patent_app_country] => US [patent_app_date] => 1996-10-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 21 [patent_no_of_words] => 8830 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/997/05997588.pdf [firstpage_image] =>[orig_patent_app_number] => 729550 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3805928 [patent_doc_number] => 05854094 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-12-29 [patent_title] => 'Process for manufacturing metal plane support for multi-layer lead frames' [patent_app_type] => 1 [patent_app_number] => 8/724429 [patent_app_country] => US [patent_app_date] => 1996-10-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 4071 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 204 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/854/05854094.pdf [firstpage_image] =>[orig_patent_app_number] => 724429 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3688751 [patent_doc_number] => 05649981 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-07-22 [patent_title] => 'Tool and fixture for the removal of tab leads bonded to semiconductor die pads' [patent_app_type] => 1 [patent_app_number] => 8/706768 [patent_app_country] => US [patent_app_date] => 1996-09-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 2236 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/649/05649981.pdf [firstpage_image] =>[orig_patent_app_number] => 706768 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4172080 [patent_doc_number] => 06083768 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-04 [patent_title] => 'Gravitationally-assisted control of spread of viscous material applied to semiconductor assembly components' [patent_app_type] => 1 [patent_app_number] => 8/709182 [patent_app_country] => US [patent_app_date] => 1996-09-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 43 [patent_no_of_words] => 5461 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/083/06083768.pdf [firstpage_image] =>[orig_patent_app_number] => 709182 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3758635 [patent_doc_number] => 05772701 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-30 [patent_title] => 'Method of making tantalum capacitors' [patent_app_type] => 1 [patent_app_number] => 8/708424 [patent_app_country] => US [patent_app_date] => 1996-09-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 1462 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/772/05772701.pdf [firstpage_image] =>[orig_patent_app_number] => 708424 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3828128 [patent_doc_number] => 05739054 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-04-14 [patent_title] => 'Process for forming an encapsulated electronic component having an integral resin projection' [patent_app_type] => 1 [patent_app_number] => 8/707666 [patent_app_country] => US [patent_app_date] => 1996-09-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 3592 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/739/05739054.pdf [firstpage_image] =>[orig_patent_app_number] => 707666 [rel_patent_id] =>[rel_patent_doc_number] =>)