| Application number | Title of the application | Filing Date | Status |
|---|
| 08/335277 | MASSIVE PARALLEL INTERCONNECTION ATTACHMENT USING FLEXIBLE CIRCUIT AND METHOD FOR PRODUCING SAME | Nov 6, 1994 | Abandoned |
| 08/332229 | HERMETIC PACKAGING WITH OPTICAL WINDOW AND PROCESS | Oct 30, 1994 | Abandoned |
Array
(
[id] => 3460764
[patent_doc_number] => 05468655
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-11-21
[patent_title] => 'Method for forming a temporary attachment between a semiconductor die and a substrate using a metal paste comprising spherical modules'
[patent_app_type] => 1
[patent_app_number] => 8/332311
[patent_app_country] => US
[patent_app_date] => 1994-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 3496
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/468/05468655.pdf
[firstpage_image] =>[orig_patent_app_number] => 332311
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/332311 | Method for forming a temporary attachment between a semiconductor die and a substrate using a metal paste comprising spherical modules | Oct 30, 1994 | Issued |
| 08/331263 | OVERMOLDED SEMICONDUCTOR PACKAGE | Oct 27, 1994 | Abandoned |
Array
(
[id] => 3785888
[patent_doc_number] => 05840599
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-11-24
[patent_title] => 'Process of packaging an integrated circuit with a conductive material between a lead frame and the face of the circuit'
[patent_app_type] => 1
[patent_app_number] => 8/330171
[patent_app_country] => US
[patent_app_date] => 1994-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 3931
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 213
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/840/05840599.pdf
[firstpage_image] =>[orig_patent_app_number] => 330171
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/330171 | Process of packaging an integrated circuit with a conductive material between a lead frame and the face of the circuit | Oct 26, 1994 | Issued |
| 08/328655 | MANUFACTURING METHOD OF SEMICONDUCTOR PACKAGE | Oct 24, 1994 | Abandoned |
Array
(
[id] => 3509868
[patent_doc_number] => 05563103
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-10-08
[patent_title] => 'Method for manufacturing thermoplastic resin molded semiconductor'
[patent_app_type] => 1
[patent_app_number] => 8/328407
[patent_app_country] => US
[patent_app_date] => 1994-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 12
[patent_no_of_words] => 2108
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/563/05563103.pdf
[firstpage_image] =>[orig_patent_app_number] => 328407
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/328407 | Method for manufacturing thermoplastic resin molded semiconductor | Oct 23, 1994 | Issued |
| 08/327515 | APPARATUS AND METHOD OF MANUFACTURING STACKED WAFER ARRAY | Oct 18, 1994 | Abandoned |
Array
(
[id] => 3509713
[patent_doc_number] => 05587341
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-12-24
[patent_title] => 'Process for manufacturing a stacked integrated circuit package'
[patent_app_type] => 1
[patent_app_number] => 8/323709
[patent_app_country] => US
[patent_app_date] => 1994-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 48
[patent_no_of_words] => 10094
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 204
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/587/05587341.pdf
[firstpage_image] =>[orig_patent_app_number] => 323709
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/323709 | Process for manufacturing a stacked integrated circuit package | Oct 17, 1994 | Issued |
Array
(
[id] => 3412534
[patent_doc_number] => 05444025
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-08-22
[patent_title] => 'Process for encapsulating a semiconductor package having a heat sink using a jig'
[patent_app_type] => 1
[patent_app_number] => 8/324494
[patent_app_country] => US
[patent_app_date] => 1994-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 14
[patent_no_of_words] => 3235
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 226
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/444/05444025.pdf
[firstpage_image] =>[orig_patent_app_number] => 324494
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/324494 | Process for encapsulating a semiconductor package having a heat sink using a jig | Oct 17, 1994 | Issued |
| 08/322031 | CIRCUIT SUBSTRATE CONNECTION METHOD | Oct 11, 1994 | Abandoned |
Array
(
[id] => 3583811
[patent_doc_number] => 05498767
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-03-12
[patent_title] => 'Method for positioning bond pads in a semiconductor die layout'
[patent_app_type] => 1
[patent_app_number] => 8/321643
[patent_app_country] => US
[patent_app_date] => 1994-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 8065
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/498/05498767.pdf
[firstpage_image] =>[orig_patent_app_number] => 321643
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/321643 | Method for positioning bond pads in a semiconductor die layout | Oct 10, 1994 | Issued |
Array
(
[id] => 3495943
[patent_doc_number] => 05532186
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-07-02
[patent_title] => 'Process for manufacturing bumped tab tape'
[patent_app_type] => 1
[patent_app_number] => 8/319486
[patent_app_country] => US
[patent_app_date] => 1994-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 2858
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 280
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/532/05532186.pdf
[firstpage_image] =>[orig_patent_app_number] => 319486
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/319486 | Process for manufacturing bumped tab tape | Oct 6, 1994 | Issued |
Array
(
[id] => 3612560
[patent_doc_number] => 05534442
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-07-09
[patent_title] => 'Process of providing uniform photoresist thickness on an opto-electronic device'
[patent_app_type] => 1
[patent_app_number] => 8/319435
[patent_app_country] => US
[patent_app_date] => 1994-10-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 4037
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 304
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/534/05534442.pdf
[firstpage_image] =>[orig_patent_app_number] => 319435
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/319435 | Process of providing uniform photoresist thickness on an opto-electronic device | Oct 5, 1994 | Issued |
Array
(
[id] => 3556688
[patent_doc_number] => 05502002
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-03-26
[patent_title] => 'Polyimide passivation of GaAs microwave monolithic integrated circuit flip-chip'
[patent_app_type] => 1
[patent_app_number] => 8/317983
[patent_app_country] => US
[patent_app_date] => 1994-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 2742
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 384
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/502/05502002.pdf
[firstpage_image] =>[orig_patent_app_number] => 317983
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/317983 | Polyimide passivation of GaAs microwave monolithic integrated circuit flip-chip | Oct 3, 1994 | Issued |
Array
(
[id] => 3660072
[patent_doc_number] => 05656507
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-08-12
[patent_title] => 'Process for self-aligning circuit components brought into abutment by surface tension of a molten material and bonding under tension'
[patent_app_type] => 1
[patent_app_number] => 8/256939
[patent_app_country] => US
[patent_app_date] => 1994-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 3
[patent_no_of_words] => 2744
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/656/05656507.pdf
[firstpage_image] =>[orig_patent_app_number] => 256939
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/256939 | Process for self-aligning circuit components brought into abutment by surface tension of a molten material and bonding under tension | Oct 3, 1994 | Issued |
Array
(
[id] => 3739096
[patent_doc_number] => 05753535
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-05-19
[patent_title] => 'Leadframe and resin-sealed semiconductor device'
[patent_app_type] => 1
[patent_app_number] => 8/314269
[patent_app_country] => US
[patent_app_date] => 1994-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 15
[patent_no_of_words] => 3822
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 259
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/753/05753535.pdf
[firstpage_image] =>[orig_patent_app_number] => 314269
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/314269 | Leadframe and resin-sealed semiconductor device | Sep 29, 1994 | Issued |
Array
(
[id] => 3941210
[patent_doc_number] => 05989934
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-11-23
[patent_title] => 'Process for manufacturing a semiconductor device having a logic circuit and a plurality of input/output amplifier circuits'
[patent_app_type] => 1
[patent_app_number] => 8/315619
[patent_app_country] => US
[patent_app_date] => 1994-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 3539
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/989/05989934.pdf
[firstpage_image] =>[orig_patent_app_number] => 315619
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/315619 | Process for manufacturing a semiconductor device having a logic circuit and a plurality of input/output amplifier circuits | Sep 29, 1994 | Issued |
| 08/316247 | TWO-POLE SMT MINIATURE HOUSING FOR SEMICONDUCTOR COMPONENTS AND METHOD FOR THE MANUFACTURE THEREOF | Sep 29, 1994 | Abandoned |
Array
(
[id] => 3694823
[patent_doc_number] => 05661081
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-08-26
[patent_title] => 'Method of bonding an aluminum wire to an intergrated circuit bond pad'
[patent_app_type] => 1
[patent_app_number] => 8/316083
[patent_app_country] => US
[patent_app_date] => 1994-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 2357
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/661/05661081.pdf
[firstpage_image] =>[orig_patent_app_number] => 316083
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/316083 | Method of bonding an aluminum wire to an intergrated circuit bond pad | Sep 29, 1994 | Issued |