David E. Graybill

Array ( [id] => 3107381 [patent_doc_number] => 05407865 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-04-18 [patent_title] => 'Method of manufacturing a flexible metallized polymer film cover for environmental protection of electronic assemblies' [patent_app_type] => 1 [patent_app_number] => 8/206309 [patent_app_country] => US [patent_app_date] => 1994-03-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 1867 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/407/05407865.pdf [firstpage_image] =>[orig_patent_app_number] => 206309 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3417561 [patent_doc_number] => 05434105 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-07-18 [patent_title] => 'Process for attaching a lead frame to a heat sink using a glob-top encapsulation' [patent_app_type] => 1 [patent_app_number] => 8/206011 [patent_app_country] => US [patent_app_date] => 1994-03-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 11 [patent_no_of_words] => 2078 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/434/05434105.pdf [firstpage_image] =>[orig_patent_app_number] => 206011 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3489008 [patent_doc_number] => 05470795 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-11-28 [patent_title] => 'Method of connecting terminals of a plastic-encapsulated power transistor to a printed-circuit board' [patent_app_type] => 1 [patent_app_number] => 8/201657 [patent_app_country] => US [patent_app_date] => 1994-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 3801 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 285 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/470/05470795.pdf [firstpage_image] =>[orig_patent_app_number] => 201657 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3731107 [patent_doc_number] => 05665639 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-09-09 [patent_title] => 'Process for manufacturing a semiconductor device bump electrode using a rapid thermal anneal' [patent_app_type] => 1 [patent_app_number] => 8/200673 [patent_app_country] => US [patent_app_date] => 1994-02-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 6073 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/665/05665639.pdf [firstpage_image] =>[orig_patent_app_number] => 200673 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3480542 [patent_doc_number] => 05457072 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-10-10 [patent_title] => 'Process for dicing a semiconductor wafer having a plated heat sink using a temporary substrate' [patent_app_type] => 1 [patent_app_number] => 8/196757 [patent_app_country] => US [patent_app_date] => 1994-02-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 49 [patent_no_of_words] => 3519 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 170 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/457/05457072.pdf [firstpage_image] =>[orig_patent_app_number] => 196757 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3102266 [patent_doc_number] => 05447888 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-09-05 [patent_title] => 'Process of ejecting an encapsulated semiconductor device from a mold by directly contacting exterior leads with ejector pins' [patent_app_type] => 1 [patent_app_number] => 8/194343 [patent_app_country] => US [patent_app_date] => 1994-02-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 16 [patent_no_of_words] => 4111 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 176 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/447/05447888.pdf [firstpage_image] =>[orig_patent_app_number] => 194343 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3587449 [patent_doc_number] => 05550087 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-08-27 [patent_title] => 'Process for bonding a semiconductor die to a variable die size inner lead layout' [patent_app_type] => 1 [patent_app_number] => 8/176700 [patent_app_country] => US [patent_app_date] => 1994-01-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 14 [patent_no_of_words] => 4590 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 301 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/550/05550087.pdf [firstpage_image] =>[orig_patent_app_number] => 176700 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3539547 [patent_doc_number] => 05480834 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-01-02 [patent_title] => 'Process of manufacturing an electrical bonding interconnect having a metal bond pad portion and having a conductive epoxy portion comprising an oxide reducing agent' [patent_app_type] => 1 [patent_app_number] => 8/166747 [patent_app_country] => US [patent_app_date] => 1993-12-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 1333 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/480/05480834.pdf [firstpage_image] =>[orig_patent_app_number] => 166747 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3476368 [patent_doc_number] => 05432127 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-07-11 [patent_title] => 'Method for making a balanced capacitance lead frame for integrated circuits having a power bus and dummy leads' [patent_app_type] => 1 [patent_app_number] => 8/161993 [patent_app_country] => US [patent_app_date] => 1993-12-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 3937 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/432/05432127.pdf [firstpage_image] =>[orig_patent_app_number] => 161993 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3427081 [patent_doc_number] => 05403776 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-04-04 [patent_title] => 'Process of using a jig to align and mount terminal conductors to a semiconductor plastic package' [patent_app_type] => 1 [patent_app_number] => 8/152239 [patent_app_country] => US [patent_app_date] => 1993-11-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 18 [patent_no_of_words] => 3199 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 239 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/403/05403776.pdf [firstpage_image] =>[orig_patent_app_number] => 152239 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4147607 [patent_doc_number] => 06156078 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-05 [patent_title] => 'Testing and finishing apparatus for integrated circuit package units' [patent_app_type] => 1 [patent_app_number] => 8/152192 [patent_app_country] => US [patent_app_date] => 1993-11-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 20 [patent_no_of_words] => 3237 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 705 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/156/06156078.pdf [firstpage_image] =>[orig_patent_app_number] => 152192 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3964526 [patent_doc_number] => 05885850 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-23 [patent_title] => 'Method for the 3D interconnection of packages of electronic components, and device obtained by this method' [patent_app_type] => 1 [patent_app_number] => 8/146099 [patent_app_country] => US [patent_app_date] => 1993-11-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 13 [patent_no_of_words] => 2902 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 233 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/885/05885850.pdf [firstpage_image] =>[orig_patent_app_number] => 146099 [rel_patent_id] =>[rel_patent_doc_number] =>)