David E. Graybill

Array ( [id] => 2771847 [patent_doc_number] => 05075258 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-12-24 [patent_title] => 'Method for plating tab leads in an assembled semiconductor package' [patent_app_type] => 1 [patent_app_number] => 7/560915 [patent_app_country] => US [patent_app_date] => 1990-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 2205 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 64 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/075/05075258.pdf [firstpage_image] =>[orig_patent_app_number] => 560915 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2693754 [patent_doc_number] => 04996170 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-02-26 [patent_title] => 'Molding process for encapsulating semiconductor devices using a thixotropic compound' [patent_app_type] => 1 [patent_app_number] => 7/559922 [patent_app_country] => US [patent_app_date] => 1990-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 2100 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 200 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/996/04996170.pdf [firstpage_image] =>[orig_patent_app_number] => 559922 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2709408 [patent_doc_number] => 05061657 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-10-29 [patent_title] => 'Method of making integrated circuit to package electrical connections after encapsulation with an organic polymer' [patent_app_type] => 1 [patent_app_number] => 7/557449 [patent_app_country] => US [patent_app_date] => 1990-07-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 4 [patent_no_of_words] => 1166 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/061/05061657.pdf [firstpage_image] =>[orig_patent_app_number] => 557449 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2748559 [patent_doc_number] => 05035034 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-07-30 [patent_title] => 'Hold-down clamp with mult-fingered interchangeable insert for wire bonding semiconductor lead frames' [patent_app_type] => 1 [patent_app_number] => 7/553015 [patent_app_country] => US [patent_app_date] => 1990-07-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2025 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 51 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/035/05035034.pdf [firstpage_image] =>[orig_patent_app_number] => 553015 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2712940 [patent_doc_number] => 05010038 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-04-23 [patent_title] => 'Method of cooling and powering an integrated circuit chip using a compliant interposing pad' [patent_app_type] => 1 [patent_app_number] => 7/549611 [patent_app_country] => US [patent_app_date] => 1990-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 3087 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/010/05010038.pdf [firstpage_image] =>[orig_patent_app_number] => 549611 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2779305 [patent_doc_number] => 05113565 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-05-19 [patent_title] => 'Apparatus and method for inspection and alignment of semiconductor chips and conductive lead frames' [patent_app_type] => 1 [patent_app_number] => 7/549577 [patent_app_country] => US [patent_app_date] => 1990-07-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 32 [patent_no_of_words] => 9312 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 199 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/113/05113565.pdf [firstpage_image] =>[orig_patent_app_number] => 549577 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2812990 [patent_doc_number] => 05079189 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-01-07 [patent_title] => 'Method of making RIS or ROS array bars using replaceable subunits' [patent_app_type] => 1 [patent_app_number] => 7/539340 [patent_app_country] => US [patent_app_date] => 1990-06-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 11 [patent_no_of_words] => 4923 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/079/05079189.pdf [firstpage_image] =>[orig_patent_app_number] => 539340 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2805101 [patent_doc_number] => 05156999 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-10-20 [patent_title] => 'Packaging method for semiconductor laser/detector devices' [patent_app_type] => 1 [patent_app_number] => 7/536136 [patent_app_country] => US [patent_app_date] => 1990-06-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 18 [patent_no_of_words] => 2729 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/156/05156999.pdf [firstpage_image] =>[orig_patent_app_number] => 536136 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2851431 [patent_doc_number] => 05089443 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-02-18 [patent_title] => 'Method of making a semiconductor heat sink' [patent_app_type] => 1 [patent_app_number] => 7/530830 [patent_app_country] => US [patent_app_date] => 1990-05-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 7 [patent_no_of_words] => 2224 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/089/05089443.pdf [firstpage_image] =>[orig_patent_app_number] => 530830 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2684944 [patent_doc_number] => 05067218 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-11-26 [patent_title] => 'Vacuum wafer transport and processing system and method using a plurality of wafer transport arms' [patent_app_type] => 1 [patent_app_number] => 7/526255 [patent_app_country] => US [patent_app_date] => 1990-05-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2156 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/067/05067218.pdf [firstpage_image] =>[orig_patent_app_number] => 526255 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2871469 [patent_doc_number] => 05091341 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-02-25 [patent_title] => 'Method of sealing semiconductor device with resin by pressing a lead frame to a heat sink using an upper mold pressure member' [patent_app_type] => 1 [patent_app_number] => 7/524434 [patent_app_country] => US [patent_app_date] => 1990-05-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 13 [patent_no_of_words] => 2844 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/091/05091341.pdf [firstpage_image] =>[orig_patent_app_number] => 524434 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2747510 [patent_doc_number] => 05037779 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-08-06 [patent_title] => 'Method of encapsulating a sensor device using capillary action and the device so encapsulated' [patent_app_type] => 1 [patent_app_number] => 7/524005 [patent_app_country] => US [patent_app_date] => 1990-05-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 1709 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/037/05037779.pdf [firstpage_image] =>[orig_patent_app_number] => 524005 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2771741 [patent_doc_number] => 05075252 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-12-24 [patent_title] => 'Interdigitated trans-die lead method of construction for maximizing population density of chip-on-board construction' [patent_app_type] => 1 [patent_app_number] => 7/522947 [patent_app_country] => US [patent_app_date] => 1990-05-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 16 [patent_no_of_words] => 4808 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/075/05075252.pdf [firstpage_image] =>[orig_patent_app_number] => 522947 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2681682 [patent_doc_number] => 05045502 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-09-03 [patent_title] => 'PdIn ohmic contact to GaAs' [patent_app_type] => 1 [patent_app_number] => 7/522175 [patent_app_country] => US [patent_app_date] => 1990-05-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 4287 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/045/05045502.pdf [firstpage_image] =>[orig_patent_app_number] => 522175 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2845205 [patent_doc_number] => 05106784 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-04-21 [patent_title] => 'Method of making a post molded cavity package with internal dam bar for integrated circuit' [patent_app_type] => 1 [patent_app_number] => 7/511877 [patent_app_country] => US [patent_app_date] => 1990-04-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 4171 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/106/05106784.pdf [firstpage_image] =>[orig_patent_app_number] => 511877 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2712908 [patent_doc_number] => 05010036 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-04-23 [patent_title] => 'Low temperature semiconductor bonding process with chemical vapor reaction' [patent_app_type] => 1 [patent_app_number] => 7/511588 [patent_app_country] => US [patent_app_date] => 1990-04-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 765 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/010/05010036.pdf [firstpage_image] =>[orig_patent_app_number] => 511588 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2714412 [patent_doc_number] => 05008213 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-04-16 [patent_title] => 'Hybrid wafer scale microcircuit integration' [patent_app_type] => 1 [patent_app_number] => 7/511475 [patent_app_country] => US [patent_app_date] => 1990-04-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 18 [patent_no_of_words] => 8484 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/008/05008213.pdf [firstpage_image] =>[orig_patent_app_number] => 511475 [rel_patent_id] =>[rel_patent_doc_number] =>)