
David G. Muller
Examiner (ID: 18937, Phone: (571)272-4721 , Office: P/2914 )
| Most Active Art Unit | 2914 |
| Art Unit(s) | 2914, 2974 |
| Total Applications | 3653 |
| Issued Applications | 3583 |
| Pending Applications | 13 |
| Abandoned Applications | 66 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 11405023
[patent_doc_number] => 20170025561
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-01-26
[patent_title] => 'MANUFACTURING METHOD OF SOLAR CELL AND SOLAR CELL'
[patent_app_type] => utility
[patent_app_number] => 15/301653
[patent_app_country] => US
[patent_app_date] => 2014-04-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 6191
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15301653
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/301653 | MANUFACTURING METHOD OF SOLAR CELL AND SOLAR CELL | Apr 3, 2014 | Abandoned |
Array
(
[id] => 9616257
[patent_doc_number] => 20140206114
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-07-24
[patent_title] => 'CONTACT RESISTANCE TEST STRUCTURE AND METHOD SUITABLE FOR THREE-DIMENSIONAL INTEGRATED CIRCUITS'
[patent_app_type] => utility
[patent_app_number] => 14/220804
[patent_app_country] => US
[patent_app_date] => 2014-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4642
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14220804
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/220804 | Contact resistance test structure and method suitable for three-dimensional integrated circuits | Mar 19, 2014 | Issued |
Array
(
[id] => 11802474
[patent_doc_number] => 09543379
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-01-10
[patent_title] => 'Semiconductor device with peripheral breakdown protection'
[patent_app_type] => utility
[patent_app_number] => 14/218330
[patent_app_country] => US
[patent_app_date] => 2014-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 10832
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14218330
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/218330 | Semiconductor device with peripheral breakdown protection | Mar 17, 2014 | Issued |
Array
(
[id] => 10184941
[patent_doc_number] => 09214625
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-12-15
[patent_title] => 'Thermally assisted MRAM with increased breakdown voltage using a double tunnel barrier'
[patent_app_type] => utility
[patent_app_number] => 14/217999
[patent_app_country] => US
[patent_app_date] => 2014-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 5901
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14217999
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/217999 | Thermally assisted MRAM with increased breakdown voltage using a double tunnel barrier | Mar 17, 2014 | Issued |
Array
(
[id] => 10386914
[patent_doc_number] => 20150271921
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-09-24
[patent_title] => 'MICROELECTRONIC 3D PACKAGING STRUCTURE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/217621
[patent_app_country] => US
[patent_app_date] => 2014-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 4500
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14217621
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/217621 | Microelectronic 3D packaging structure and method of manufacturing the same | Mar 17, 2014 | Issued |
Array
(
[id] => 11246575
[patent_doc_number] => 09472625
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-10-18
[patent_title] => 'Operational Gallium Nitride devices'
[patent_app_type] => utility
[patent_app_number] => 14/216026
[patent_app_country] => US
[patent_app_date] => 2014-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 20
[patent_no_of_words] => 18574
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14216026
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/216026 | Operational Gallium Nitride devices | Mar 16, 2014 | Issued |
Array
(
[id] => 10377974
[patent_doc_number] => 20150262981
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-09-17
[patent_title] => 'LEADFRAME-BASED SYSTEM-IN-PACKAGES HAVING SIDEWALL-MOUNTED SURFACE MOUNT DEVICES AND METHODS FOR THE PRODUCTION THEREOF'
[patent_app_type] => utility
[patent_app_number] => 14/216690
[patent_app_country] => US
[patent_app_date] => 2014-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6565
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14216690
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/216690 | Leadframe-based system-in-packages having sidewall-mounted surface mount devices and methods for the production thereof | Mar 16, 2014 | Issued |
Array
(
[id] => 10377914
[patent_doc_number] => 20150262920
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-09-17
[patent_title] => 'INTEGRATED CIRCUIT PACKAGE'
[patent_app_type] => utility
[patent_app_number] => 14/215605
[patent_app_country] => US
[patent_app_date] => 2014-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3679
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14215605
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/215605 | INTEGRATED CIRCUIT PACKAGE | Mar 16, 2014 | Abandoned |
Array
(
[id] => 10378096
[patent_doc_number] => 20150263103
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-09-17
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/215257
[patent_app_country] => US
[patent_app_date] => 2014-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5195
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14215257
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/215257 | SEMICONDUCTOR DEVICE | Mar 16, 2014 | Abandoned |
Array
(
[id] => 10378081
[patent_doc_number] => 20150263088
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-09-17
[patent_title] => 'STACKED SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/215398
[patent_app_country] => US
[patent_app_date] => 2014-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 10803
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14215398
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/215398 | Stacked semiconductor device | Mar 16, 2014 | Issued |
Array
(
[id] => 10378090
[patent_doc_number] => 20150263097
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-09-17
[patent_title] => 'INTEGRATED CIRCUIT HAVING HETEROSTRUCTURE FINFET WITH TUNABLE DEVICE PARAMETERS AND METHOD TO FABRICATE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/215123
[patent_app_country] => US
[patent_app_date] => 2014-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 5098
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14215123
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/215123 | Integrated circuit having heterostructure FinFET with tunable device parameters and method to fabricate same | Mar 16, 2014 | Issued |
Array
(
[id] => 10189590
[patent_doc_number] => 09219019
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-12-22
[patent_title] => 'Packaged semiconductor devices having solderable lead surfaces exposed by grooves in package compound'
[patent_app_type] => utility
[patent_app_number] => 14/215896
[patent_app_country] => US
[patent_app_date] => 2014-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 3994
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14215896
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/215896 | Packaged semiconductor devices having solderable lead surfaces exposed by grooves in package compound | Mar 16, 2014 | Issued |
Array
(
[id] => 10689113
[patent_doc_number] => 20160035259
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-02-04
[patent_title] => 'Volumetric Three-Dimensional Display with Evenly-Spaced Elements'
[patent_app_type] => utility
[patent_app_number] => 14/777455
[patent_app_country] => US
[patent_app_date] => 2014-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4402
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14777455
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/777455 | Volumetric Three-Dimensional Display with Evenly-Spaced Elements | Mar 14, 2014 | Abandoned |
Array
(
[id] => 9928433
[patent_doc_number] => 20150076626
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-03-19
[patent_title] => 'ELECTRONIC DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/210218
[patent_app_country] => US
[patent_app_date] => 2014-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3795
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14210218
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/210218 | ELECTRONIC DEVICE | Mar 12, 2014 | Abandoned |
Array
(
[id] => 10690990
[patent_doc_number] => 20160037136
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-02-04
[patent_title] => 'OPERATING SENSORS'
[patent_app_type] => utility
[patent_app_number] => 14/776105
[patent_app_country] => US
[patent_app_date] => 2014-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 9977
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14776105
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/776105 | OPERATING SENSORS | Mar 12, 2014 | Abandoned |
Array
(
[id] => 11681321
[patent_doc_number] => 09679856
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-06-13
[patent_title] => 'System and method for a microfabricated fracture test structure'
[patent_app_type] => utility
[patent_app_number] => 14/201260
[patent_app_country] => US
[patent_app_date] => 2014-03-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 31
[patent_no_of_words] => 6943
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14201260
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/201260 | System and method for a microfabricated fracture test structure | Mar 6, 2014 | Issued |
Array
(
[id] => 11796923
[patent_doc_number] => 09406776
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-08-02
[patent_title] => 'High temperature gate replacement process'
[patent_app_type] => utility
[patent_app_number] => 14/189342
[patent_app_country] => US
[patent_app_date] => 2014-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4231
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14189342
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/189342 | High temperature gate replacement process | Feb 24, 2014 | Issued |
Array
(
[id] => 9546145
[patent_doc_number] => 20140170793
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-19
[patent_title] => 'Light-Emitting Element, Light-Emitting Device, and Manufacturing Method of Light-Emitting Element'
[patent_app_type] => utility
[patent_app_number] => 14/185508
[patent_app_country] => US
[patent_app_date] => 2014-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 18010
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14185508
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/185508 | Light-emitting element, light-emitting device, and manufacturing method of light-emitting element | Feb 19, 2014 | Issued |
Array
(
[id] => 13109645
[patent_doc_number] => 10073472
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-09-11
[patent_title] => Spatial stabilization device, spatial stabilization method, and storage medium for spatial stabilization program
[patent_app_type] => utility
[patent_app_number] => 14/766882
[patent_app_country] => US
[patent_app_date] => 2014-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 15717
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 333
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14766882
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/766882 | Spatial stabilization device, spatial stabilization method, and storage medium for spatial stabilization program | Feb 16, 2014 | Issued |
Array
(
[id] => 10399231
[patent_doc_number] => 20150284239
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-10-08
[patent_title] => 'MEMS DEVICE WITH A STRESS-ISOLATION STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 14/172894
[patent_app_country] => US
[patent_app_date] => 2014-02-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4293
[patent_no_of_claims] => 47
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14172894
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/172894 | MEMS device with a stress-isolation structure | Feb 3, 2014 | Issued |