David H. Malzahn

Array ( [id] => 3485383 [patent_doc_number] => 05432726 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-07-11 [patent_title] => 'Arithmetic unit for quantization/inverse quantigation' [patent_app_type] => 1 [patent_app_number] => 8/251311 [patent_app_country] => US [patent_app_date] => 1994-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 7439 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 336 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/432/05432726.pdf [firstpage_image] =>[orig_patent_app_number] => 251311 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3128536 [patent_doc_number] => 05450338 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-09-12 [patent_title] => 'Add-compare-select device' [patent_app_type] => 1 [patent_app_number] => 8/247982 [patent_app_country] => US [patent_app_date] => 1994-05-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 11362 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 181 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/450/05450338.pdf [firstpage_image] =>[orig_patent_app_number] => 247982 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3644504 [patent_doc_number] => 05610848 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-03-11 [patent_title] => 'Robust resonance reduction using staggered posicast filters' [patent_app_type] => 1 [patent_app_number] => 8/242582 [patent_app_country] => US [patent_app_date] => 1994-05-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 6015 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 13 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/610/05610848.pdf [firstpage_image] =>[orig_patent_app_number] => 242582 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3495002 [patent_doc_number] => 05426597 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-06-20 [patent_title] => 'Adaptive infinite impulse response (IIR) filter system' [patent_app_type] => 1 [patent_app_number] => 8/233562 [patent_app_country] => US [patent_app_date] => 1994-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4486 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 231 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/426/05426597.pdf [firstpage_image] =>[orig_patent_app_number] => 233562 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3507435 [patent_doc_number] => 05532950 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-02 [patent_title] => 'Dynamic digital filter using neural networks' [patent_app_type] => 1 [patent_app_number] => 8/232733 [patent_app_country] => US [patent_app_date] => 1994-04-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 15 [patent_no_of_words] => 6875 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/532/05532950.pdf [firstpage_image] =>[orig_patent_app_number] => 232733 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3576761 [patent_doc_number] => 05485410 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-01-16 [patent_title] => 'Measurement calculator' [patent_app_type] => 1 [patent_app_number] => 8/232631 [patent_app_country] => US [patent_app_date] => 1994-04-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 6338 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 474 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/485/05485410.pdf [firstpage_image] =>[orig_patent_app_number] => 232631 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3576831 [patent_doc_number] => 05485415 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-01-16 [patent_title] => 'Digital integrating circuit device' [patent_app_type] => 1 [patent_app_number] => 8/230361 [patent_app_country] => US [patent_app_date] => 1994-04-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 15 [patent_no_of_words] => 6438 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 254 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/485/05485415.pdf [firstpage_image] =>[orig_patent_app_number] => 230361 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3562331 [patent_doc_number] => 05493520 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-02-20 [patent_title] => 'Two state leading zero/one anticipator (LZA)' [patent_app_type] => 1 [patent_app_number] => 8/228323 [patent_app_country] => US [patent_app_date] => 1994-04-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 3854 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 213 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/493/05493520.pdf [firstpage_image] =>[orig_patent_app_number] => 228323 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3600679 [patent_doc_number] => 05488575 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-01-30 [patent_title] => 'Portable work station and data collection terminal including switchable multi purpose touch screen display' [patent_app_type] => 1 [patent_app_number] => 8/226516 [patent_app_country] => US [patent_app_date] => 1994-04-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 26 [patent_no_of_words] => 14004 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 188 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/488/05488575.pdf [firstpage_image] =>[orig_patent_app_number] => 226516 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3467141 [patent_doc_number] => 05473553 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-12-05 [patent_title] => 'Frequency dividing device' [patent_app_type] => 1 [patent_app_number] => 8/222931 [patent_app_country] => US [patent_app_date] => 1994-04-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 4917 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 345 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/473/05473553.pdf [firstpage_image] =>[orig_patent_app_number] => 222931 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3427816 [patent_doc_number] => 05434807 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-07-18 [patent_title] => 'Parallel pseudo-random pattern generating method and pseudo-random pattern generator using the same' [patent_app_type] => 1 [patent_app_number] => 8/221561 [patent_app_country] => US [patent_app_date] => 1994-04-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 5333 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/434/05434807.pdf [firstpage_image] =>[orig_patent_app_number] => 221561 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3969437 [patent_doc_number] => 05958001 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-28 [patent_title] => 'Output-processing circuit for a neural network and method of using same' [patent_app_type] => 1 [patent_app_number] => 8/220772 [patent_app_country] => US [patent_app_date] => 1994-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 4647 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/958/05958001.pdf [firstpage_image] =>[orig_patent_app_number] => 220772 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4176562 [patent_doc_number] => 06108680 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-22 [patent_title] => 'System and method for filtering using an interleaved/retimed architecture' [patent_app_type] => 1 [patent_app_number] => 8/220410 [patent_app_country] => US [patent_app_date] => 1994-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 3263 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/108/06108680.pdf [firstpage_image] =>[orig_patent_app_number] => 220410 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3485322 [patent_doc_number] => 05432722 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-07-11 [patent_title] => 'Global interconnect architecture for electronic computing modules' [patent_app_type] => 1 [patent_app_number] => 8/215292 [patent_app_country] => US [patent_app_date] => 1994-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 32 [patent_figures_cnt] => 39 [patent_no_of_words] => 23353 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 473 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/432/05432722.pdf [firstpage_image] =>[orig_patent_app_number] => 215292 [rel_patent_id] =>[rel_patent_doc_number] =>)