| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 3076277
[patent_doc_number] => 05311455
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-05-10
[patent_title] => 'Portable computer having a hard disk drive mounted therein'
[patent_app_type] => 1
[patent_app_number] => 7/977183
[patent_app_country] => US
[patent_app_date] => 1992-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 14
[patent_no_of_words] => 2543
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 247
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/311/05311455.pdf
[firstpage_image] =>[orig_patent_app_number] => 977183
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/977183 | Portable computer having a hard disk drive mounted therein | Nov 15, 1992 | Issued |
| 07/972992 | PULSE ANALYSING METHOD AND APPARATUS | Nov 9, 1992 | Abandoned |
Array
(
[id] => 3090289
[patent_doc_number] => 05321644
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-06-14
[patent_title] => 'Method and apparatus for division error detection'
[patent_app_type] => 1
[patent_app_number] => 7/971492
[patent_app_country] => US
[patent_app_date] => 1992-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 3560
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/321/05321644.pdf
[firstpage_image] =>[orig_patent_app_number] => 971492
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/971492 | Method and apparatus for division error detection | Nov 3, 1992 | Issued |
Array
(
[id] => 3044203
[patent_doc_number] => 05329476
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-07-12
[patent_title] => 'Method and apparatus for early quotient completion in arithmetic division'
[patent_app_type] => 1
[patent_app_number] => 7/968851
[patent_app_country] => US
[patent_app_date] => 1992-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 12
[patent_no_of_words] => 3895
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/329/05329476.pdf
[firstpage_image] =>[orig_patent_app_number] => 968851
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/968851 | Method and apparatus for early quotient completion in arithmetic division | Oct 29, 1992 | Issued |
Array
(
[id] => 3105012
[patent_doc_number] => 05291431
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-03-01
[patent_title] => 'Array multiplier adapted for tiled layout by silicon compiler'
[patent_app_type] => 1
[patent_app_number] => 7/965141
[patent_app_country] => US
[patent_app_date] => 1992-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7234
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 579
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/291/05291431.pdf
[firstpage_image] =>[orig_patent_app_number] => 965141
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/965141 | Array multiplier adapted for tiled layout by silicon compiler | Oct 21, 1992 | Issued |
Array
(
[id] => 3012386
[patent_doc_number] => 05371693
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-12-06
[patent_title] => 'Computer with power saving function'
[patent_app_type] => 1
[patent_app_number] => 7/959903
[patent_app_country] => US
[patent_app_date] => 1992-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1812
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/371/05371693.pdf
[firstpage_image] =>[orig_patent_app_number] => 959903
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/959903 | Computer with power saving function | Oct 12, 1992 | Issued |
Array
(
[id] => 3066116
[patent_doc_number] => 05357455
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-10-18
[patent_title] => 'Floating point remainder generator for a math processor'
[patent_app_type] => 1
[patent_app_number] => 7/959063
[patent_app_country] => US
[patent_app_date] => 1992-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5255
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/357/05357455.pdf
[firstpage_image] =>[orig_patent_app_number] => 959063
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/959063 | Floating point remainder generator for a math processor | Oct 8, 1992 | Issued |
Array
(
[id] => 3046907
[patent_doc_number] => 05301135
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-04-05
[patent_title] => 'Adaptive filter based on a recursive delay line'
[patent_app_type] => 1
[patent_app_number] => 7/954473
[patent_app_country] => US
[patent_app_date] => 1992-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1298
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 233
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/301/05301135.pdf
[firstpage_image] =>[orig_patent_app_number] => 954473
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/954473 | Adaptive filter based on a recursive delay line | Sep 29, 1992 | Issued |
Array
(
[id] => 3020579
[patent_doc_number] => 05333119
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-07-26
[patent_title] => 'Digital signal processor with delayed-evaluation array multipliers and low-power memory addressing'
[patent_app_type] => 1
[patent_app_number] => 7/954571
[patent_app_country] => US
[patent_app_date] => 1992-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 4596
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 298
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/333/05333119.pdf
[firstpage_image] =>[orig_patent_app_number] => 954571
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/954571 | Digital signal processor with delayed-evaluation array multipliers and low-power memory addressing | Sep 29, 1992 | Issued |
Array
(
[id] => 3747142
[patent_doc_number] => 05699287
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-12-16
[patent_title] => 'Method and device for adding and subtracting thermometer coded data'
[patent_app_type] => 1
[patent_app_number] => 7/954133
[patent_app_country] => US
[patent_app_date] => 1992-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 6490
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/699/05699287.pdf
[firstpage_image] =>[orig_patent_app_number] => 954133
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/954133 | Method and device for adding and subtracting thermometer coded data | Sep 29, 1992 | Issued |
Array
(
[id] => 4056508
[patent_doc_number] => 05995990
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-11-30
[patent_title] => 'Integrated circuit discrete integral transform implementation'
[patent_app_type] => 1
[patent_app_number] => 7/954542
[patent_app_country] => US
[patent_app_date] => 1992-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 6022
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 222
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/995/05995990.pdf
[firstpage_image] =>[orig_patent_app_number] => 954542
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/954542 | Integrated circuit discrete integral transform implementation | Sep 28, 1992 | Issued |
| 07/951217 | COMBINATION MULTIPLIER/SHIFTER | Sep 24, 1992 | Abandoned |
Array
(
[id] => 3111216
[patent_doc_number] => 05315539
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-05-24
[patent_title] => 'Method and apparatus for debouncing signals'
[patent_app_type] => 1
[patent_app_number] => 7/949933
[patent_app_country] => US
[patent_app_date] => 1992-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 22
[patent_no_of_words] => 3723
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/315/05315539.pdf
[firstpage_image] =>[orig_patent_app_number] => 949933
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/949933 | Method and apparatus for debouncing signals | Sep 23, 1992 | Issued |
| 07/949413 | HIGH-SPEED ADDER USING VARIED CARRY SCHEME AND RELATED METHOD | Sep 21, 1992 | Abandoned |
| 07/948237 | ALGORITHM AND CIRCUITS FOR MATRIX MULTIPLICATION | Sep 20, 1992 | Abandoned |
Array
(
[id] => 3103794
[patent_doc_number] => 05369606
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-11-29
[patent_title] => 'Reduced state fir filter'
[patent_app_type] => 1
[patent_app_number] => 7/944247
[patent_app_country] => US
[patent_app_date] => 1992-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 3783
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/369/05369606.pdf
[firstpage_image] =>[orig_patent_app_number] => 944247
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/944247 | Reduced state fir filter | Sep 13, 1992 | Issued |
Array
(
[id] => 3044221
[patent_doc_number] => 05329477
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-07-12
[patent_title] => 'Adder circuit having carry signal initializing circuit'
[patent_app_type] => 1
[patent_app_number] => 7/943561
[patent_app_country] => US
[patent_app_date] => 1992-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 12
[patent_no_of_words] => 4031
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/329/05329477.pdf
[firstpage_image] =>[orig_patent_app_number] => 943561
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/943561 | Adder circuit having carry signal initializing circuit | Sep 10, 1992 | Issued |
Array
(
[id] => 3031917
[patent_doc_number] => 05327366
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-07-05
[patent_title] => 'Method for the adaptive filtering of a transformed signal in sub-bands and corresponding filtering method'
[patent_app_type] => 1
[patent_app_number] => 7/940203
[patent_app_country] => US
[patent_app_date] => 1992-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 20
[patent_no_of_words] => 6471
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 220
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/327/05327366.pdf
[firstpage_image] =>[orig_patent_app_number] => 940203
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/940203 | Method for the adaptive filtering of a transformed signal in sub-bands and corresponding filtering method | Sep 1, 1992 | Issued |
| 07/938003 | METHODS AND APPARATUS FOR OVERRIDING QUOTIENT PREDICTION IN FLOATING POINT DIVIDER INFORMATION PROCESSING SYSTEMS | Aug 30, 1992 | Abandoned |
Array
(
[id] => 3046980
[patent_doc_number] => 05301139
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-04-05
[patent_title] => 'Shifter circuit for multiple precision division'
[patent_app_type] => 1
[patent_app_number] => 7/938871
[patent_app_country] => US
[patent_app_date] => 1992-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4867
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 224
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/301/05301139.pdf
[firstpage_image] =>[orig_patent_app_number] => 938871
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/938871 | Shifter circuit for multiple precision division | Aug 30, 1992 | Issued |