David H. Malzahn

Array ( [id] => 3066687 [patent_doc_number] => 05351207 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-09-27 [patent_title] => 'Methods and apparatus for subtraction with 3:2 carry-save adders' [patent_app_type] => 1 [patent_app_number] => 7/938293 [patent_app_country] => US [patent_app_date] => 1992-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3249 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/351/05351207.pdf [firstpage_image] =>[orig_patent_app_number] => 938293 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2904083 [patent_doc_number] => 05270953 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-12-14 [patent_title] => 'Fast convolution multiplier' [patent_app_type] => 1 [patent_app_number] => 7/938080 [patent_app_country] => US [patent_app_date] => 1992-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 12 [patent_no_of_words] => 8663 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/270/05270953.pdf [firstpage_image] =>[orig_patent_app_number] => 938080 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3040995 [patent_doc_number] => 05343418 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-08-30 [patent_title] => 'Three-to-two carry save adder cell' [patent_app_type] => 1 [patent_app_number] => 7/934943 [patent_app_country] => US [patent_app_date] => 1992-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1874 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 178 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/343/05343418.pdf [firstpage_image] =>[orig_patent_app_number] => 934943 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3085842 [patent_doc_number] => 05323338 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-06-21 [patent_title] => 'Pseudo-random sequence generators' [patent_app_type] => 1 [patent_app_number] => 7/923892 [patent_app_country] => US [patent_app_date] => 1992-08-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3167 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/323/05323338.pdf [firstpage_image] =>[orig_patent_app_number] => 923892 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2973547 [patent_doc_number] => 05265042 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-11-23 [patent_title] => 'Device and method for a nonlinear comb filter' [patent_app_type] => 1 [patent_app_number] => 7/932532 [patent_app_country] => US [patent_app_date] => 1992-08-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3649 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/265/05265042.pdf [firstpage_image] =>[orig_patent_app_number] => 932532 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3086280 [patent_doc_number] => 05297073 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-03-22 [patent_title] => 'Integer divide using shift and subtract' [patent_app_type] => 1 [patent_app_number] => 7/932393 [patent_app_country] => US [patent_app_date] => 1992-08-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 5322 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 199 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/297/05297073.pdf [firstpage_image] =>[orig_patent_app_number] => 932393 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3111233 [patent_doc_number] => 05315540 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-05-24 [patent_title] => 'Method and hardware for dividing binary signal by non-binary integer number' [patent_app_type] => 1 [patent_app_number] => 7/931623 [patent_app_country] => US [patent_app_date] => 1992-08-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 4305 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/315/05315540.pdf [firstpage_image] =>[orig_patent_app_number] => 931623 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3084065 [patent_doc_number] => 05365471 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-15 [patent_title] => 'Divider for performing signed division using a redundant signed digit' [patent_app_type] => 1 [patent_app_number] => 7/926871 [patent_app_country] => US [patent_app_date] => 1992-08-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 21 [patent_no_of_words] => 4439 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 185 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/365/05365471.pdf [firstpage_image] =>[orig_patent_app_number] => 926871 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3032047 [patent_doc_number] => 05289400 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-02-22 [patent_title] => 'Single-flux-quantum multiply-accumulator' [patent_app_type] => 1 [patent_app_number] => 7/922251 [patent_app_country] => US [patent_app_date] => 1992-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 2208 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/289/05289400.pdf [firstpage_image] =>[orig_patent_app_number] => 922251 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3024286 [patent_doc_number] => 05309380 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-05-03 [patent_title] => 'Computer display for input and display of improper and mixed fractions' [patent_app_type] => 1 [patent_app_number] => 7/921022 [patent_app_country] => US [patent_app_date] => 1992-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 34 [patent_no_of_words] => 6669 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 177 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/309/05309380.pdf [firstpage_image] =>[orig_patent_app_number] => 921022 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4060793 [patent_doc_number] => 05895479 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-04-20 [patent_title] => 'Prediction filter' [patent_app_type] => 1 [patent_app_number] => 7/907617 [patent_app_country] => US [patent_app_date] => 1992-07-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2113 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 206 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/895/05895479.pdf [firstpage_image] =>[orig_patent_app_number] => 907617 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3107175 [patent_doc_number] => 05299145 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-03-29 [patent_title] => 'Adder for reducing carry processing' [patent_app_type] => 1 [patent_app_number] => 7/903331 [patent_app_country] => US [patent_app_date] => 1992-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 20 [patent_no_of_words] => 2995 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 256 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/299/05299145.pdf [firstpage_image] =>[orig_patent_app_number] => 903331 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3107777 [patent_doc_number] => 05319583 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-06-07 [patent_title] => 'Digital computer sliding-window minimum filter' [patent_app_type] => 1 [patent_app_number] => 7/902171 [patent_app_country] => US [patent_app_date] => 1992-06-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 3440 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 246 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/319/05319583.pdf [firstpage_image] =>[orig_patent_app_number] => 902171 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2987095 [patent_doc_number] => 05257214 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-10-26 [patent_title] => 'Qualification of register file write enables using self-timed floating point exception flags' [patent_app_type] => 1 [patent_app_number] => 7/899202 [patent_app_country] => US [patent_app_date] => 1992-06-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 4180 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 160 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/257/05257214.pdf [firstpage_image] =>[orig_patent_app_number] => 899202 [rel_patent_id] =>[rel_patent_doc_number] =>)