| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 2979244
[patent_doc_number] => 05258941
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-11-02
[patent_title] => 'Apparatus for utilizing a discrete fourier transformer to implement a discrete cosine transformer'
[patent_app_type] => 1
[patent_app_number] => 7/806671
[patent_app_country] => US
[patent_app_date] => 1991-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 14136
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/258/05258941.pdf
[firstpage_image] =>[orig_patent_app_number] => 806671
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/806671 | Apparatus for utilizing a discrete fourier transformer to implement a discrete cosine transformer | Dec 12, 1991 | Issued |
Array
(
[id] => 2931195
[patent_doc_number] => 05235531
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-08-10
[patent_title] => 'Method and arrangement for dividing the frequency of an alternating voltage with a non-whole-numbered division factor'
[patent_app_type] => 1
[patent_app_number] => 7/806353
[patent_app_country] => US
[patent_app_date] => 1991-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 3937
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 252
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/235/05235531.pdf
[firstpage_image] =>[orig_patent_app_number] => 806353
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/806353 | Method and arrangement for dividing the frequency of an alternating voltage with a non-whole-numbered division factor | Dec 12, 1991 | Issued |
Array
(
[id] => 2944962
[patent_doc_number] => 05247471
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-09-21
[patent_title] => 'Radix aligner for floating point addition and subtraction'
[patent_app_type] => 1
[patent_app_number] => 7/807002
[patent_app_country] => US
[patent_app_date] => 1991-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 6173
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 217
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/247/05247471.pdf
[firstpage_image] =>[orig_patent_app_number] => 807002
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/807002 | Radix aligner for floating point addition and subtraction | Dec 12, 1991 | Issued |
| 07/796143 | HIGH RESOLUTION FILTERING USING LOW RESOLUTION PROCESSORS | Nov 21, 1991 | Abandoned |
Array
(
[id] => 2922174
[patent_doc_number] => 05227991
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-07-13
[patent_title] => 'Comb filter including a data overflow monitor, and a radio including the same'
[patent_app_type] => 1
[patent_app_number] => 7/795922
[patent_app_country] => US
[patent_app_date] => 1991-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 4638
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 208
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/227/05227991.pdf
[firstpage_image] =>[orig_patent_app_number] => 795922
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/795922 | Comb filter including a data overflow monitor, and a radio including the same | Nov 19, 1991 | Issued |
Array
(
[id] => 2948046
[patent_doc_number] => 05260896
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-11-09
[patent_title] => 'Adaptive filter and a method of preventing divergent behavior of the adaptive filter'
[patent_app_type] => 1
[patent_app_number] => 7/794421
[patent_app_country] => US
[patent_app_date] => 1991-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 4147
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 207
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/260/05260896.pdf
[firstpage_image] =>[orig_patent_app_number] => 794421
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/794421 | Adaptive filter and a method of preventing divergent behavior of the adaptive filter | Nov 18, 1991 | Issued |
Array
(
[id] => 2955798
[patent_doc_number] => 05181186
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-01-19
[patent_title] => 'TPC computers'
[patent_app_type] => 1
[patent_app_number] => 7/789410
[patent_app_country] => US
[patent_app_date] => 1991-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 132
[patent_figures_cnt] => 219
[patent_no_of_words] => 31967
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 15
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/181/05181186.pdf
[firstpage_image] =>[orig_patent_app_number] => 789410
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/789410 | TPC computers | Oct 31, 1991 | Issued |
| 07/814852 | SYSTEM AND METHOD FOR FILTERING USING AN INTERLEAVED/RETIMED ARCHITECTURE | Oct 29, 1991 | Abandoned |
Array
(
[id] => 2960300
[patent_doc_number] => 05262974
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-11-16
[patent_title] => 'Programmable canonic signed digit filter chip'
[patent_app_type] => 1
[patent_app_number] => 7/783731
[patent_app_country] => US
[patent_app_date] => 1991-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 3670
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/262/05262974.pdf
[firstpage_image] =>[orig_patent_app_number] => 783731
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/783731 | Programmable canonic signed digit filter chip | Oct 27, 1991 | Issued |
| 07/778282 | PORTABLE TERMINAL APPARATUS FOR LOW POWER CONSUMPTION TYPE | Oct 16, 1991 | Abandoned |
Array
(
[id] => 2861697
[patent_doc_number] => 05134577
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-07-28
[patent_title] => 'Computer with algebraic expression memory'
[patent_app_type] => 1
[patent_app_number] => 7/776877
[patent_app_country] => US
[patent_app_date] => 1991-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 2153
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/134/05134577.pdf
[firstpage_image] =>[orig_patent_app_number] => 776877
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/776877 | Computer with algebraic expression memory | Oct 15, 1991 | Issued |
Array
(
[id] => 2989177
[patent_doc_number] => 05204827
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-04-20
[patent_title] => 'Sampling rate converting apparatus'
[patent_app_type] => 1
[patent_app_number] => 7/768243
[patent_app_country] => US
[patent_app_date] => 1991-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 8730
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/204/05204827.pdf
[firstpage_image] =>[orig_patent_app_number] => 768243
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/768243 | Sampling rate converting apparatus | Oct 14, 1991 | Issued |
Array
(
[id] => 3003251
[patent_doc_number] => RE034734
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-09-20
[patent_title] => 'Integrated digital signal processing circuit for performing cosine transformation'
[patent_app_type] => 2
[patent_app_number] => 7/774322
[patent_app_country] => US
[patent_app_date] => 1991-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3179
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 22
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/RE/034/RE034734.pdf
[firstpage_image] =>[orig_patent_app_number] => 774322
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/774322 | Integrated digital signal processing circuit for performing cosine transformation | Oct 9, 1991 | Issued |
| 07/775141 | GENERAL PURPOSE OPTICAL COMPUTER | Oct 8, 1991 | Abandoned |
Array
(
[id] => 2840439
[patent_doc_number] => 05175701
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-12-29
[patent_title] => 'System for performing linear interpolation'
[patent_app_type] => 1
[patent_app_number] => 7/773973
[patent_app_country] => US
[patent_app_date] => 1991-10-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 5107
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/175/05175701.pdf
[firstpage_image] =>[orig_patent_app_number] => 773973
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/773973 | System for performing linear interpolation | Oct 7, 1991 | Issued |
Array
(
[id] => 2899229
[patent_doc_number] => 05239497
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-08-24
[patent_title] => 'Fast pattern correlator and method'
[patent_app_type] => 1
[patent_app_number] => 7/769662
[patent_app_country] => US
[patent_app_date] => 1991-10-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2760
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/239/05239497.pdf
[firstpage_image] =>[orig_patent_app_number] => 769662
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/769662 | Fast pattern correlator and method | Oct 1, 1991 | Issued |
Array
(
[id] => 2922141
[patent_doc_number] => 05227989
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-07-13
[patent_title] => 'Arithmetic logic unit for microprocessor with sign bit extend'
[patent_app_type] => 1
[patent_app_number] => 7/770043
[patent_app_country] => US
[patent_app_date] => 1991-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2624
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/227/05227989.pdf
[firstpage_image] =>[orig_patent_app_number] => 770043
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/770043 | Arithmetic logic unit for microprocessor with sign bit extend | Sep 29, 1991 | Issued |
Array
(
[id] => 2911534
[patent_doc_number] => 05218565
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-06-08
[patent_title] => 'Method and a circuit for encoding a digital signal to determine the scalar product of two vectors, and corresponding DCT processing'
[patent_app_type] => 1
[patent_app_number] => 7/765001
[patent_app_country] => US
[patent_app_date] => 1991-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 17
[patent_no_of_words] => 6665
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 312
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/218/05218565.pdf
[firstpage_image] =>[orig_patent_app_number] => 765001
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/765001 | Method and a circuit for encoding a digital signal to determine the scalar product of two vectors, and corresponding DCT processing | Sep 23, 1991 | Issued |
| 07/765394 | ADJUSTING FILTER COEFFICIENTS | Sep 19, 1991 | Abandoned |
Array
(
[id] => 2865726
[patent_doc_number] => 05166660
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-11-24
[patent_title] => 'Random access compare array'
[patent_app_type] => 1
[patent_app_number] => 7/762661
[patent_app_country] => US
[patent_app_date] => 1991-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4947
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/166/05166660.pdf
[firstpage_image] =>[orig_patent_app_number] => 762661
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/762661 | Random access compare array | Sep 18, 1991 | Issued |