| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 2682555
[patent_doc_number] => 05027312
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-06-25
[patent_title] => 'Carry-select adder'
[patent_app_type] => 1
[patent_app_number] => 7/380601
[patent_app_country] => US
[patent_app_date] => 1989-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 4878
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 507
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/027/05027312.pdf
[firstpage_image] =>[orig_patent_app_number] => 380601
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/380601 | Carry-select adder | Jul 16, 1989 | Issued |
Array
(
[id] => 2756869
[patent_doc_number] => 05016208
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-05-14
[patent_title] => 'Deferred comparison multiplier checker'
[patent_app_type] => 1
[patent_app_number] => 7/377982
[patent_app_country] => US
[patent_app_date] => 1989-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4369
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/016/05016208.pdf
[firstpage_image] =>[orig_patent_app_number] => 377982
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/377982 | Deferred comparison multiplier checker | Jul 10, 1989 | Issued |
| 07/376753 | METHOD AND APPARATUS FOR PERFORMING DIVISION USING A RECTANGULAR ASPECT RATIO MULTIPLIER | Jul 6, 1989 | Abandoned |
| 07/370914 | CHUNKY BINARY MULTIPLIER AND METHOD OF OPERATION | Jun 22, 1989 | Abandoned |
Array
(
[id] => 2721836
[patent_doc_number] => 05010506
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-04-23
[patent_title] => 'Spurious level reduction and control method for direct digital synthesizers'
[patent_app_type] => 1
[patent_app_number] => 7/369414
[patent_app_country] => US
[patent_app_date] => 1989-06-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 2911
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/010/05010506.pdf
[firstpage_image] =>[orig_patent_app_number] => 369414
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/369414 | Spurious level reduction and control method for direct digital synthesizers | Jun 18, 1989 | Issued |
Array
(
[id] => 2731403
[patent_doc_number] => 05025409
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-06-18
[patent_title] => 'Carry propagation circuit of parallel-type full adder'
[patent_app_type] => 1
[patent_app_number] => 7/366541
[patent_app_country] => US
[patent_app_date] => 1989-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 16
[patent_no_of_words] => 5179
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/025/05025409.pdf
[firstpage_image] =>[orig_patent_app_number] => 366541
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/366541 | Carry propagation circuit of parallel-type full adder | Jun 14, 1989 | Issued |
Array
(
[id] => 2734532
[patent_doc_number] => 05058047
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-10-15
[patent_title] => 'System and method for providing digital filter coefficients'
[patent_app_type] => 1
[patent_app_number] => 7/359022
[patent_app_country] => US
[patent_app_date] => 1989-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5682
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/058/05058047.pdf
[firstpage_image] =>[orig_patent_app_number] => 359022
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/359022 | System and method for providing digital filter coefficients | May 29, 1989 | Issued |
Array
(
[id] => 2726402
[patent_doc_number] => 05008848
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-04-16
[patent_title] => 'Circuit for performing S-transform'
[patent_app_type] => 1
[patent_app_number] => 7/358982
[patent_app_country] => US
[patent_app_date] => 1989-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 17
[patent_no_of_words] => 5403
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/008/05008848.pdf
[firstpage_image] =>[orig_patent_app_number] => 358982
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/358982 | Circuit for performing S-transform | May 29, 1989 | Issued |
Array
(
[id] => 2652257
[patent_doc_number] => 04939686
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-07-03
[patent_title] => 'Method and apparatus for shared radix 4 division and radix 4 square root'
[patent_app_type] => 1
[patent_app_number] => 7/361802
[patent_app_country] => US
[patent_app_date] => 1989-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 4971
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/939/04939686.pdf
[firstpage_image] =>[orig_patent_app_number] => 361802
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/361802 | Method and apparatus for shared radix 4 division and radix 4 square root | May 29, 1989 | Issued |
Array
(
[id] => 2652202
[patent_doc_number] => 04939683
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-07-03
[patent_title] => 'Method and apparatus for identifying that one of a set of past or historical events best correlated with a current or recent event'
[patent_app_type] => 1
[patent_app_number] => 7/355202
[patent_app_country] => US
[patent_app_date] => 1989-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 6346
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 336
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/939/04939683.pdf
[firstpage_image] =>[orig_patent_app_number] => 355202
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/355202 | Method and apparatus for identifying that one of a set of past or historical events best correlated with a current or recent event | May 18, 1989 | Issued |
Array
(
[id] => 2757739
[patent_doc_number] => 05038315
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-08-06
[patent_title] => 'Multiplier circuit'
[patent_app_type] => 1
[patent_app_number] => 7/351881
[patent_app_country] => US
[patent_app_date] => 1989-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3323
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/038/05038315.pdf
[firstpage_image] =>[orig_patent_app_number] => 351881
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/351881 | Multiplier circuit | May 14, 1989 | Issued |
Array
(
[id] => 2716436
[patent_doc_number] => 05001663
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-03-19
[patent_title] => 'Programmable digital circuit for performing a matrix multiplication'
[patent_app_type] => 1
[patent_app_number] => 7/346861
[patent_app_country] => US
[patent_app_date] => 1989-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2585
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/001/05001663.pdf
[firstpage_image] =>[orig_patent_app_number] => 346861
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/346861 | Programmable digital circuit for performing a matrix multiplication | May 2, 1989 | Issued |
Array
(
[id] => 2599455
[patent_doc_number] => 04933662
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-06-12
[patent_title] => 'Comparator having variable width comparisons'
[patent_app_type] => 1
[patent_app_number] => 7/348107
[patent_app_country] => US
[patent_app_date] => 1989-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 2118
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/933/04933662.pdf
[firstpage_image] =>[orig_patent_app_number] => 348107
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/348107 | Comparator having variable width comparisons | Apr 30, 1989 | Issued |
Array
(
[id] => 2772986
[patent_doc_number] => 04994994
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-02-19
[patent_title] => 'Apparatus performing modulo p addition, where operands are expressed as powers of a generator, using a reduced size zech look-up table'
[patent_app_type] => 1
[patent_app_number] => 7/345392
[patent_app_country] => US
[patent_app_date] => 1989-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 4571
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 275
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/994/04994994.pdf
[firstpage_image] =>[orig_patent_app_number] => 345392
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/345392 | Apparatus performing modulo p addition, where operands are expressed as powers of a generator, using a reduced size zech look-up table | Apr 30, 1989 | Issued |
Array
(
[id] => 2703025
[patent_doc_number] => 05020016
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-05-28
[patent_title] => 'Circuit for detecting zero result of addition/subtraction by simultaneously processing each pair of corresponding bits of a pair of given numbers in parralel'
[patent_app_type] => 1
[patent_app_number] => 7/345253
[patent_app_country] => US
[patent_app_date] => 1989-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 5715
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 381
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/020/05020016.pdf
[firstpage_image] =>[orig_patent_app_number] => 345253
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/345253 | Circuit for detecting zero result of addition/subtraction by simultaneously processing each pair of corresponding bits of a pair of given numbers in parralel | Apr 30, 1989 | Issued |
Array
(
[id] => 2726420
[patent_doc_number] => 05008849
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-04-16
[patent_title] => 'Apparatus adding values represented as residues in modulo arithmetic'
[patent_app_type] => 1
[patent_app_number] => 7/345391
[patent_app_country] => US
[patent_app_date] => 1989-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 7042
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 316
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/008/05008849.pdf
[firstpage_image] =>[orig_patent_app_number] => 345391
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/345391 | Apparatus adding values represented as residues in modulo arithmetic | Apr 30, 1989 | Issued |
Array
(
[id] => 2756817
[patent_doc_number] => 05016205
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-05-14
[patent_title] => 'Digital signal processor based AGC'
[patent_app_type] => 1
[patent_app_number] => 7/344321
[patent_app_country] => US
[patent_app_date] => 1989-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 1900
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/016/05016205.pdf
[firstpage_image] =>[orig_patent_app_number] => 344321
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/344321 | Digital signal processor based AGC | Apr 26, 1989 | Issued |
Array
(
[id] => 2716375
[patent_doc_number] => 05001660
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-03-19
[patent_title] => 'Waveform generation method using stored complex data'
[patent_app_type] => 1
[patent_app_number] => 7/345264
[patent_app_country] => US
[patent_app_date] => 1989-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2846
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/001/05001660.pdf
[firstpage_image] =>[orig_patent_app_number] => 345264
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/345264 | Waveform generation method using stored complex data | Apr 26, 1989 | Issued |
| 90/001763 | TEST APPARATUS FOR ELECTRONIC ASSEMBLIES EMPLOYING A MICROPROCESSOR | Apr 25, 1989 | Issued |
Array
(
[id] => 2861579
[patent_doc_number] => 05089981
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-02-18
[patent_title] => 'Hybrid form digital filter'
[patent_app_type] => 1
[patent_app_number] => 7/342011
[patent_app_country] => US
[patent_app_date] => 1989-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 3659
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/089/05089981.pdf
[firstpage_image] =>[orig_patent_app_number] => 342011
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/342011 | Hybrid form digital filter | Apr 23, 1989 | Issued |