| Application number | Title of the application | Filing Date | Status |
|---|
| 06/942905 | PARALLEL BINARY ADDER HAVING GROUPED STAGES INCLUDING DYNAMIC LOGIC TO INCREASE CARRY PROPAGATION SPEED | Dec 16, 1986 | Abandoned |
Array
(
[id] => 2490925
[patent_doc_number] => 04823297
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-04-18
[patent_title] => 'Digit-reversal method and apparatus for computer transforms'
[patent_app_type] => 1
[patent_app_number] => 6/941021
[patent_app_country] => US
[patent_app_date] => 1986-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 12205
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/823/04823297.pdf
[firstpage_image] =>[orig_patent_app_number] => 941021
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/941021 | Digit-reversal method and apparatus for computer transforms | Dec 11, 1986 | Issued |
Array
(
[id] => 2393500
[patent_doc_number] => 04724527
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-02-09
[patent_title] => 'Electronic personal asset control device'
[patent_app_type] => 1
[patent_app_number] => 6/940169
[patent_app_country] => US
[patent_app_date] => 1986-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 22
[patent_no_of_words] => 8984
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 353
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/724/04724527.pdf
[firstpage_image] =>[orig_patent_app_number] => 940169
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/940169 | Electronic personal asset control device | Dec 9, 1986 | Issued |
Array
(
[id] => 2567281
[patent_doc_number] => 04817028
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-03-28
[patent_title] => 'Device for summing of squares'
[patent_app_type] => 1
[patent_app_number] => 6/935996
[patent_app_country] => US
[patent_app_date] => 1986-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 24
[patent_no_of_words] => 6333
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/817/04817028.pdf
[firstpage_image] =>[orig_patent_app_number] => 935996
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/935996 | Device for summing of squares | Nov 25, 1986 | Issued |
Array
(
[id] => 2519798
[patent_doc_number] => 04831570
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-05-16
[patent_title] => 'Method of and circuit for generating bit-order modified binary signals'
[patent_app_type] => 1
[patent_app_number] => 6/935465
[patent_app_country] => US
[patent_app_date] => 1986-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 5933
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/831/04831570.pdf
[firstpage_image] =>[orig_patent_app_number] => 935465
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/935465 | Method of and circuit for generating bit-order modified binary signals | Nov 25, 1986 | Issued |
| 06/933456 | A SINE WAVE GENERATOR USING A CORDIC ALGORITHM | Nov 20, 1986 | Abandoned |
Array
(
[id] => 2457896
[patent_doc_number] => 04768161
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-08-30
[patent_title] => 'Digital binary array multipliers using inverting full adders'
[patent_app_type] => 1
[patent_app_number] => 6/930176
[patent_app_country] => US
[patent_app_date] => 1986-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 15
[patent_no_of_words] => 6647
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 11
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/768/04768161.pdf
[firstpage_image] =>[orig_patent_app_number] => 930176
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/930176 | Digital binary array multipliers using inverting full adders | Nov 13, 1986 | Issued |
Array
(
[id] => 2535411
[patent_doc_number] => 04797849
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-01-10
[patent_title] => 'Pipelined vector divide apparatus'
[patent_app_type] => 1
[patent_app_number] => 6/929913
[patent_app_country] => US
[patent_app_date] => 1986-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2962
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 323
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/797/04797849.pdf
[firstpage_image] =>[orig_patent_app_number] => 929913
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/929913 | Pipelined vector divide apparatus | Nov 12, 1986 | Issued |
Array
(
[id] => 2460756
[patent_doc_number] => 04760543
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-07-26
[patent_title] => 'Orthogonal transform processor'
[patent_app_type] => 1
[patent_app_number] => 6/928894
[patent_app_country] => US
[patent_app_date] => 1986-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 5884
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/760/04760543.pdf
[firstpage_image] =>[orig_patent_app_number] => 928894
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/928894 | Orthogonal transform processor | Nov 9, 1986 | Issued |
Array
(
[id] => 2524634
[patent_doc_number] => 04852057
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-07-25
[patent_title] => 'Algebraic expression manipulation method and implementation for an electronic data processing apparatus'
[patent_app_type] => 1
[patent_app_number] => 6/923921
[patent_app_country] => US
[patent_app_date] => 1986-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 34
[patent_no_of_words] => 8871
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/852/04852057.pdf
[firstpage_image] =>[orig_patent_app_number] => 923921
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/923921 | Algebraic expression manipulation method and implementation for an electronic data processing apparatus | Oct 26, 1986 | Issued |
Array
(
[id] => 2455763
[patent_doc_number] => 04791597
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-12-13
[patent_title] => 'Multiplierless FIR digital filter with two to the Nth power coefficients'
[patent_app_type] => 1
[patent_app_number] => 6/923534
[patent_app_country] => US
[patent_app_date] => 1986-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 3580
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 421
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/791/04791597.pdf
[firstpage_image] =>[orig_patent_app_number] => 923534
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/923534 | Multiplierless FIR digital filter with two to the Nth power coefficients | Oct 26, 1986 | Issued |
Array
(
[id] => 2510874
[patent_doc_number] => 04799183
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-01-17
[patent_title] => 'Vector multiplier having parallel carry save adder trees'
[patent_app_type] => 1
[patent_app_number] => 6/920600
[patent_app_country] => US
[patent_app_date] => 1986-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3040
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/799/04799183.pdf
[firstpage_image] =>[orig_patent_app_number] => 920600
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/920600 | Vector multiplier having parallel carry save adder trees | Oct 19, 1986 | Issued |
Array
(
[id] => 2363440
[patent_doc_number] => 04683546
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1987-07-28
[patent_title] => 'Floating point condition code generation'
[patent_app_type] => 1
[patent_app_number] => 6/918682
[patent_app_country] => US
[patent_app_date] => 1986-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4451
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/683/04683546.pdf
[firstpage_image] =>[orig_patent_app_number] => 918682
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/918682 | Floating point condition code generation | Oct 13, 1986 | Issued |
| 06/917506 | HIGH SPEED DIGITAL DIRECT ACCESS FILTER FOR TRACKING OF EXCISION OF PARAMETRIC SIGNAL DATA | Oct 9, 1986 | Abandoned |
Array
(
[id] => 2557674
[patent_doc_number] => 04811263
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-03-07
[patent_title] => 'Infinite impulse response filters'
[patent_app_type] => 1
[patent_app_number] => 6/911134
[patent_app_country] => US
[patent_app_date] => 1986-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 6346
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/811/04811263.pdf
[firstpage_image] =>[orig_patent_app_number] => 911134
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/911134 | Infinite impulse response filters | Sep 23, 1986 | Issued |
| 06/907669 | A CASE STRUCTURE FOR AN ELECTRONIC APPARATUS, AND A DEFORMABLE ORNAMENTAL BODY THEREFOR | Sep 14, 1986 | Abandoned |
| 06/900138 | VOICE ACTUATED ELCTRONIC CALCULATOR | Aug 24, 1986 | Abandoned |
Array
(
[id] => 2430763
[patent_doc_number] => 04780839
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-10-25
[patent_title] => 'Electronic schedule display apparatus'
[patent_app_type] => 1
[patent_app_number] => 6/896623
[patent_app_country] => US
[patent_app_date] => 1986-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 17
[patent_no_of_words] => 8376
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 212
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/780/04780839.pdf
[firstpage_image] =>[orig_patent_app_number] => 896623
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/896623 | Electronic schedule display apparatus | Aug 13, 1986 | Issued |
Array
(
[id] => 2492789
[patent_doc_number] => 04800517
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-01-24
[patent_title] => 'Word-sliced signal processor'
[patent_app_type] => 1
[patent_app_number] => 6/891713
[patent_app_country] => US
[patent_app_date] => 1986-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 3970
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 379
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/800/04800517.pdf
[firstpage_image] =>[orig_patent_app_number] => 891713
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/891713 | Word-sliced signal processor | Jul 29, 1986 | Issued |
Array
(
[id] => 2455836
[patent_doc_number] => 04791601
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-12-13
[patent_title] => 'Parallel multiplier with a modified booth algorithm'
[patent_app_type] => 1
[patent_app_number] => 6/888080
[patent_app_country] => US
[patent_app_date] => 1986-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2164
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 271
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/791/04791601.pdf
[firstpage_image] =>[orig_patent_app_number] => 888080
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/888080 | Parallel multiplier with a modified booth algorithm | Jul 21, 1986 | Issued |