| Application number | Title of the application | Filing Date | Status |
|---|
| 06/844875 | COMPREHENSIVE COMPUTER DATA AND CONTROL ENTRIES FROM VERY FEW KEYS OPERABLE IN A FAST TOUCH TYPING MODE | Mar 26, 1986 | Abandoned |
| 06/844872 | KEYBOARD LOCATED INDICIA FOR INSTRUCTING A MULTI-MODE PROGRAMMABLE COMPUTER HAVING ALPHANUMERIC CAPABILITIES FROM A FEW KEYBOARD KEYS | Mar 26, 1986 | Abandoned |
Array
(
[id] => 2561768
[patent_doc_number] => 04807170
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-02-21
[patent_title] => 'Drug dose rate calculator'
[patent_app_type] => 1
[patent_app_number] => 6/845929
[patent_app_country] => US
[patent_app_date] => 1986-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 21
[patent_no_of_words] => 6717
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/807/04807170.pdf
[firstpage_image] =>[orig_patent_app_number] => 845929
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/845929 | Drug dose rate calculator | Mar 24, 1986 | Issued |
Array
(
[id] => 2775525
[patent_doc_number] => 05007010
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-04-09
[patent_title] => 'Fast BCD/binary adder'
[patent_app_type] => 1
[patent_app_number] => 6/844488
[patent_app_country] => US
[patent_app_date] => 1986-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 18
[patent_no_of_words] => 4929
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/007/05007010.pdf
[firstpage_image] =>[orig_patent_app_number] => 844488
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/844488 | Fast BCD/binary adder | Mar 24, 1986 | Issued |
Array
(
[id] => 2388485
[patent_doc_number] => 04752903
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-06-21
[patent_title] => 'Adaptive digital filter for eliminating howling'
[patent_app_type] => 1
[patent_app_number] => 6/843157
[patent_app_country] => US
[patent_app_date] => 1986-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2469
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 352
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/752/04752903.pdf
[firstpage_image] =>[orig_patent_app_number] => 843157
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/843157 | Adaptive digital filter for eliminating howling | Mar 23, 1986 | Issued |
Array
(
[id] => 2452237
[patent_doc_number] => 04751664
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-06-14
[patent_title] => 'Enclosure device with magnetically attached calculator'
[patent_app_type] => 1
[patent_app_number] => 6/841933
[patent_app_country] => US
[patent_app_date] => 1986-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 3
[patent_no_of_words] => 1982
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/751/04751664.pdf
[firstpage_image] =>[orig_patent_app_number] => 841933
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/841933 | Enclosure device with magnetically attached calculator | Mar 19, 1986 | Issued |
Array
(
[id] => 2452259
[patent_doc_number] => 04751665
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-06-14
[patent_title] => 'Systolic super summation device'
[patent_app_type] => 1
[patent_app_number] => 6/832282
[patent_app_country] => US
[patent_app_date] => 1986-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 88
[patent_no_of_words] => 21135
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/751/04751665.pdf
[firstpage_image] =>[orig_patent_app_number] => 832282
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/832282 | Systolic super summation device | Feb 23, 1986 | Issued |
Array
(
[id] => 2401686
[patent_doc_number] => 04769778
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-09-06
[patent_title] => 'Circuit arrangement comprising a matrix-shaped memory arrangement for digital filtration of image signals in row and column directions'
[patent_app_type] => 1
[patent_app_number] => 6/831791
[patent_app_country] => US
[patent_app_date] => 1986-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 16
[patent_no_of_words] => 3853
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 439
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/769/04769778.pdf
[firstpage_image] =>[orig_patent_app_number] => 831791
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/831791 | Circuit arrangement comprising a matrix-shaped memory arrangement for digital filtration of image signals in row and column directions | Feb 20, 1986 | Issued |
| 06/830159 | A COMPARATOR HAVING VARIABLE WIDTH COMPARISONS | Feb 17, 1986 | Abandoned |
Array
(
[id] => 2397506
[patent_doc_number] => 04794555
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-12-27
[patent_title] => 'Waveform shaping circuit'
[patent_app_type] => 1
[patent_app_number] => 6/828171
[patent_app_country] => US
[patent_app_date] => 1986-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 3586
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 392
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/794/04794555.pdf
[firstpage_image] =>[orig_patent_app_number] => 828171
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/828171 | Waveform shaping circuit | Feb 10, 1986 | Issued |
Array
(
[id] => 2401722
[patent_doc_number] => 04769780
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-09-06
[patent_title] => 'High speed multiplier'
[patent_app_type] => 1
[patent_app_number] => 6/828408
[patent_app_country] => US
[patent_app_date] => 1986-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 5559
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 244
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/769/04769780.pdf
[firstpage_image] =>[orig_patent_app_number] => 828408
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/828408 | High speed multiplier | Feb 9, 1986 | Issued |
Array
(
[id] => 2393219
[patent_doc_number] => 04737926
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-04-12
[patent_title] => 'Optimally partitioned regenerative carry lookahead adder'
[patent_app_type] => 1
[patent_app_number] => 6/820384
[patent_app_country] => US
[patent_app_date] => 1986-01-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 2300
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/737/04737926.pdf
[firstpage_image] =>[orig_patent_app_number] => 820384
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/820384 | Optimally partitioned regenerative carry lookahead adder | Jan 20, 1986 | Issued |
Array
(
[id] => 2501872
[patent_doc_number] => 04825400
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-04-25
[patent_title] => 'Floating point accumulator circuit'
[patent_app_type] => 1
[patent_app_number] => 6/818284
[patent_app_country] => US
[patent_app_date] => 1986-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 5639
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 224
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/825/04825400.pdf
[firstpage_image] =>[orig_patent_app_number] => 818284
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/818284 | Floating point accumulator circuit | Jan 12, 1986 | Issued |
| 90/000934 | PROGRAMMABLE ARRAY LOGIC CIRCUIT | Jan 8, 1986 | Issued |
Array
(
[id] => 2464292
[patent_doc_number] => 04718029
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-01-05
[patent_title] => 'Display device for a programmable electronic calculator'
[patent_app_type] => 1
[patent_app_number] => 6/816688
[patent_app_country] => US
[patent_app_date] => 1986-01-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 7250
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 243
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/718/04718029.pdf
[firstpage_image] =>[orig_patent_app_number] => 816688
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/816688 | Display device for a programmable electronic calculator | Jan 5, 1986 | Issued |
Array
(
[id] => 2428741
[patent_doc_number] => 04734876
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-03-29
[patent_title] => 'Circuit for selecting one of a plurality of exponential values to a predetermined base to provide a maximum value'
[patent_app_type] => 1
[patent_app_number] => 6/810451
[patent_app_country] => US
[patent_app_date] => 1985-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 4246
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/734/04734876.pdf
[firstpage_image] =>[orig_patent_app_number] => 810451
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/810451 | Circuit for selecting one of a plurality of exponential values to a predetermined base to provide a maximum value | Dec 17, 1985 | Issued |
Array
(
[id] => 2401704
[patent_doc_number] => 04769779
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-09-06
[patent_title] => 'Systolic complex multiplier'
[patent_app_type] => 1
[patent_app_number] => 6/809352
[patent_app_country] => US
[patent_app_date] => 1985-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 9534
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/769/04769779.pdf
[firstpage_image] =>[orig_patent_app_number] => 809352
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/809352 | Systolic complex multiplier | Dec 15, 1985 | Issued |
| 06/787025 | FLOATING POINT CONDITION CODE GENERATION | Oct 14, 1985 | Abandoned |
Array
(
[id] => 2331083
[patent_doc_number] => 04680725
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1987-07-14
[patent_title] => 'Dual function decimal key'
[patent_app_type] => 1
[patent_app_number] => 6/779923
[patent_app_country] => US
[patent_app_date] => 1985-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 3123
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/680/04680725.pdf
[firstpage_image] =>[orig_patent_app_number] => 779923
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/779923 | Dual function decimal key | Sep 24, 1985 | Issued |
Array
(
[id] => 2363451
[patent_doc_number] => 04683548
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1987-07-28
[patent_title] => 'Binary MOS ripple-carry parallel adder/subtracter and adder/subtracter stage suitable therefor'
[patent_app_type] => 1
[patent_app_number] => 6/780226
[patent_app_country] => US
[patent_app_date] => 1985-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4714
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 322
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/683/04683548.pdf
[firstpage_image] =>[orig_patent_app_number] => 780226
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/780226 | Binary MOS ripple-carry parallel adder/subtracter and adder/subtracter stage suitable therefor | Sep 23, 1985 | Issued |