
David H. Malzahn
Examiner (ID: 17134, Phone: (571)272-3727 , Office: P/2182 )
| Most Active Art Unit | 2193 |
| Art Unit(s) | 2193, 2306, 2301, 2787, 2182, 2121, 2302, 2124, 2183, 2307, 2786 |
| Total Applications | 3174 |
| Issued Applications | 2743 |
| Pending Applications | 60 |
| Abandoned Applications | 371 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 2043352
[patent_doc_number] => 04386413
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1983-05-31
[patent_title] => 'Method and apparatus of providing a result of a numerical calculation with the number of exact significant figures'
[patent_app_type] => 1
[patent_app_number] => 6/142738
[patent_app_country] => US
[patent_app_date] => 1980-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 9041
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 318
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/386/04386413.pdf
[firstpage_image] =>[orig_patent_app_number] => 142738
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/142738 | Method and apparatus of providing a result of a numerical calculation with the number of exact significant figures | Apr 21, 1980 | Issued |
Array
(
[id] => 1975699
[patent_doc_number] => 04354224
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1982-10-12
[patent_title] => 'Manipulation-variable separated type system control method and apparatus'
[patent_app_type] => 1
[patent_app_number] => 6/141798
[patent_app_country] => US
[patent_app_date] => 1980-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 6
[patent_no_of_words] => 3997
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 216
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/354/04354224.pdf
[firstpage_image] =>[orig_patent_app_number] => 141798
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/141798 | Manipulation-variable separated type system control method and apparatus | Apr 20, 1980 | Issued |
Array
(
[id] => 1973164
[patent_doc_number] => 04344151
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1982-08-10
[patent_title] => 'ROM-Based complex multiplier useful for FFT butterfly arithmetic unit'
[patent_app_type] => 1
[patent_app_number] => 6/142594
[patent_app_country] => US
[patent_app_date] => 1980-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 5041
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/344/04344151.pdf
[firstpage_image] =>[orig_patent_app_number] => 142594
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/142594 | ROM-Based complex multiplier useful for FFT butterfly arithmetic unit | Apr 20, 1980 | Issued |
Array
(
[id] => 1960478
[patent_doc_number] => 04334266
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1982-06-08
[patent_title] => 'Numerical control system with following error monitor'
[patent_app_type] => 1
[patent_app_number] => 6/142521
[patent_app_country] => US
[patent_app_date] => 1980-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 1982
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/334/04334266.pdf
[firstpage_image] =>[orig_patent_app_number] => 142521
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/142521 | Numerical control system with following error monitor | Apr 20, 1980 | Issued |
Array
(
[id] => 1970314
[patent_doc_number] => 04332028
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1982-05-25
[patent_title] => 'Method of measuring the memory address access time (AAT) utilizing a data recirculation technique, and a tester for accomplishing same'
[patent_app_type] => 1
[patent_app_number] => 6/141716
[patent_app_country] => US
[patent_app_date] => 1980-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 13
[patent_no_of_words] => 4834
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 411
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/332/04332028.pdf
[firstpage_image] =>[orig_patent_app_number] => 141716
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/141716 | Method of measuring the memory address access time (AAT) utilizing a data recirculation technique, and a tester for accomplishing same | Apr 17, 1980 | Issued |
Array
(
[id] => 1963133
[patent_doc_number] => 04349904
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1982-09-14
[patent_title] => 'Error correction circuit using character probability'
[patent_app_type] => 1
[patent_app_number] => 6/141546
[patent_app_country] => US
[patent_app_date] => 1980-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 6153
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/349/04349904.pdf
[firstpage_image] =>[orig_patent_app_number] => 141546
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/141546 | Error correction circuit using character probability | Apr 17, 1980 | Issued |
Array
(
[id] => 1967063
[patent_doc_number] => 04330841
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1982-05-18
[patent_title] => 'Logic circuit with asymmetrical quantum interferometric circuits'
[patent_app_type] => 1
[patent_app_number] => 6/140756
[patent_app_country] => US
[patent_app_date] => 1980-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 18
[patent_no_of_words] => 7007
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 259
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/330/04330841.pdf
[firstpage_image] =>[orig_patent_app_number] => 140756
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/140756 | Logic circuit with asymmetrical quantum interferometric circuits | Apr 15, 1980 | Issued |
Array
(
[id] => 1948134
[patent_doc_number] => 04336600
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1982-06-22
[patent_title] => 'Binary word processing method using a high-speed sequential adder'
[patent_app_type] => 1
[patent_app_number] => 6/138893
[patent_app_country] => US
[patent_app_date] => 1980-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3280
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/336/04336600.pdf
[firstpage_image] =>[orig_patent_app_number] => 138893
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/138893 | Binary word processing method using a high-speed sequential adder | Apr 9, 1980 | Issued |
Array
(
[id] => 2018315
[patent_doc_number] => 04375099
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1983-02-22
[patent_title] => 'Link performance indicator with alternate data sampling and error indication generation'
[patent_app_type] => 1
[patent_app_number] => 6/138456
[patent_app_country] => US
[patent_app_date] => 1980-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 4463
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/375/04375099.pdf
[firstpage_image] =>[orig_patent_app_number] => 138456
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/138456 | Link performance indicator with alternate data sampling and error indication generation | Apr 7, 1980 | Issued |
Array
(
[id] => 1975928
[patent_doc_number] => 04354268
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1982-10-12
[patent_title] => 'Intelligent test head for automatic test system'
[patent_app_type] => 1
[patent_app_number] => 6/136929
[patent_app_country] => US
[patent_app_date] => 1980-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 5207
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 294
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/354/04354268.pdf
[firstpage_image] =>[orig_patent_app_number] => 136929
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/136929 | Intelligent test head for automatic test system | Apr 2, 1980 | Issued |
Array
(
[id] => 1955984
[patent_doc_number] => 04326259
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1982-04-20
[patent_title] => 'Self organizing general pattern class separator and identifier'
[patent_app_type] => 1
[patent_app_number] => 6/134571
[patent_app_country] => US
[patent_app_date] => 1980-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 9305
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 37
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/326/04326259.pdf
[firstpage_image] =>[orig_patent_app_number] => 134571
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/134571 | Self organizing general pattern class separator and identifier | Mar 26, 1980 | Issued |
Array
(
[id] => 2055408
[patent_doc_number] => 04390962
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1983-06-28
[patent_title] => 'Latched multivalued full adder'
[patent_app_type] => 1
[patent_app_number] => 6/133836
[patent_app_country] => US
[patent_app_date] => 1980-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 5552
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/390/04390962.pdf
[firstpage_image] =>[orig_patent_app_number] => 133836
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/133836 | Latched multivalued full adder | Mar 24, 1980 | Issued |
Array
(
[id] => 1975831
[patent_doc_number] => 04354249
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1982-10-12
[patent_title] => 'Processing unit for multiplying two mathematical quantities including at least one complex multiplier'
[patent_app_type] => 1
[patent_app_number] => 6/132963
[patent_app_country] => US
[patent_app_date] => 1980-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 3725
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/354/04354249.pdf
[firstpage_image] =>[orig_patent_app_number] => 132963
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/132963 | Processing unit for multiplying two mathematical quantities including at least one complex multiplier | Mar 23, 1980 | Issued |
| 06/133335 | ANTILATCHUP PSEUDORANDOM BINARY SEQUENCE GENERATOR | Mar 23, 1980 | Abandoned |
Array
(
[id] => 1934270
[patent_doc_number] => 04351050
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1982-09-21
[patent_title] => 'Fail-safe control computer'
[patent_app_type] => 1
[patent_app_number] => 6/132423
[patent_app_country] => US
[patent_app_date] => 1980-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 1426
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/351/04351050.pdf
[firstpage_image] =>[orig_patent_app_number] => 132423
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/132423 | Fail-safe control computer | Mar 20, 1980 | Issued |
Array
(
[id] => 1916989
[patent_doc_number] => 04308588
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1981-12-29
[patent_title] => 'Electronic checkbook'
[patent_app_type] => 1
[patent_app_number] => 6/131645
[patent_app_country] => US
[patent_app_date] => 1980-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 1870
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/308/04308588.pdf
[firstpage_image] =>[orig_patent_app_number] => 131645
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/131645 | Electronic checkbook | Mar 18, 1980 | Issued |
Array
(
[id] => 1963885
[patent_doc_number] => 04316259
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1982-02-16
[patent_title] => 'Programmable function generator'
[patent_app_type] => 1
[patent_app_number] => 6/131821
[patent_app_country] => US
[patent_app_date] => 1980-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 57
[patent_figures_cnt] => 57
[patent_no_of_words] => 5175
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/316/04316259.pdf
[firstpage_image] =>[orig_patent_app_number] => 131821
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/131821 | Programmable function generator | Mar 17, 1980 | Issued |
Array
(
[id] => 1952050
[patent_doc_number] => 04313174
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1982-01-26
[patent_title] => 'ROM-Based parallel digital arithmetic device'
[patent_app_type] => 1
[patent_app_number] => 6/130653
[patent_app_country] => US
[patent_app_date] => 1980-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 13
[patent_no_of_words] => 5957
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/313/04313174.pdf
[firstpage_image] =>[orig_patent_app_number] => 130653
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/130653 | ROM-Based parallel digital arithmetic device | Mar 16, 1980 | Issued |
Array
(
[id] => 1897243
[patent_doc_number] => 04282578
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1981-08-04
[patent_title] => 'System for linearizing non-linear transducer signals'
[patent_app_type] => 1
[patent_app_number] => 6/131031
[patent_app_country] => US
[patent_app_date] => 1980-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 3597
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/282/04282578.pdf
[firstpage_image] =>[orig_patent_app_number] => 131031
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/131031 | System for linearizing non-linear transducer signals | Mar 16, 1980 | Issued |
Array
(
[id] => 1960554
[patent_doc_number] => 04334281
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1982-06-08
[patent_title] => 'Command generation system for generating a smooth command signal'
[patent_app_type] => 1
[patent_app_number] => 6/129562
[patent_app_country] => US
[patent_app_date] => 1980-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 3
[patent_no_of_words] => 1108
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/334/04334281.pdf
[firstpage_image] =>[orig_patent_app_number] => 129562
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/129562 | Command generation system for generating a smooth command signal | Mar 11, 1980 | Issued |