
David J. Goodwin
Examiner (ID: 10119, Phone: (571)272-8451 , Office: P/2817 )
| Most Active Art Unit | 2817 |
| Art Unit(s) | 2822, 2817, 2818 |
| Total Applications | 1079 |
| Issued Applications | 702 |
| Pending Applications | 119 |
| Abandoned Applications | 297 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19582595
[patent_doc_number] => 12148723
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-19
[patent_title] => Structure of semiconductor device
[patent_app_type] => utility
[patent_app_number] => 18/077191
[patent_app_country] => US
[patent_app_date] => 2022-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 4177
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18077191
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/077191 | Structure of semiconductor device | Dec 6, 2022 | Issued |
Array
(
[id] => 19221490
[patent_doc_number] => 20240186194
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-06
[patent_title] => TEST ELEMENT GROUP FOR METAL ROUTING LAYER AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/061476
[patent_app_country] => US
[patent_app_date] => 2022-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3824
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18061476
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/061476 | TEST ELEMENT GROUP FOR METAL ROUTING LAYER AND MANUFACTURING METHOD THEREOF | Dec 3, 2022 | Pending |
Array
(
[id] => 19221490
[patent_doc_number] => 20240186194
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-06
[patent_title] => TEST ELEMENT GROUP FOR METAL ROUTING LAYER AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/061476
[patent_app_country] => US
[patent_app_date] => 2022-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3824
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18061476
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/061476 | TEST ELEMENT GROUP FOR METAL ROUTING LAYER AND MANUFACTURING METHOD THEREOF | Dec 3, 2022 | Pending |
Array
(
[id] => 18848924
[patent_doc_number] => 20230411328
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-21
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/060036
[patent_app_country] => US
[patent_app_date] => 2022-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15265
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18060036
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/060036 | SEMICONDUCTOR DEVICE | Nov 29, 2022 | Pending |
Array
(
[id] => 19191498
[patent_doc_number] => 20240170411
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-23
[patent_title] => SCRIBE LANE REINFORCEMENT
[patent_app_type] => utility
[patent_app_number] => 18/057135
[patent_app_country] => US
[patent_app_date] => 2022-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14479
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18057135
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/057135 | SCRIBE LANE REINFORCEMENT | Nov 17, 2022 | Pending |
Array
(
[id] => 19191498
[patent_doc_number] => 20240170411
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-23
[patent_title] => SCRIBE LANE REINFORCEMENT
[patent_app_type] => utility
[patent_app_number] => 18/057135
[patent_app_country] => US
[patent_app_date] => 2022-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14479
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18057135
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/057135 | SCRIBE LANE REINFORCEMENT | Nov 17, 2022 | Pending |
Array
(
[id] => 18240418
[patent_doc_number] => 20230072729
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-09
[patent_title] => METHOD OF MANUFACTURING ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/985902
[patent_app_country] => US
[patent_app_date] => 2022-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6407
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17985902
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/985902 | METHOD OF MANUFACTURING ELECTRONIC DEVICE | Nov 12, 2022 | Abandoned |
Array
(
[id] => 19161160
[patent_doc_number] => 20240153867
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-09
[patent_title] => DIAGONAL WIRING LEVEL WITH SKIP-LEVEL VIA CONNECTIONS
[patent_app_type] => utility
[patent_app_number] => 17/983863
[patent_app_country] => US
[patent_app_date] => 2022-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5154
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17983863
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/983863 | DIAGONAL WIRING LEVEL WITH SKIP-LEVEL VIA CONNECTIONS | Nov 8, 2022 | Pending |
Array
(
[id] => 18228641
[patent_doc_number] => 20230067635
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-02
[patent_title] => METHODS RELATED TO FORMING SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/053766
[patent_app_country] => US
[patent_app_date] => 2022-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9516
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18053766
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/053766 | Methods related to forming semiconductor devices | Nov 8, 2022 | Issued |
Array
(
[id] => 18424237
[patent_doc_number] => 20230178701
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-08
[patent_title] => ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/051543
[patent_app_country] => US
[patent_app_date] => 2022-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5801
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18051543
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/051543 | ELECTRONIC DEVICE | Oct 31, 2022 | Pending |
Array
(
[id] => 19143621
[patent_doc_number] => 20240142496
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-02
[patent_title] => CONDUCTIVE PERFORATED PLATE FOR ELECTRICAL TEST
[patent_app_type] => utility
[patent_app_number] => 17/975071
[patent_app_country] => US
[patent_app_date] => 2022-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11202
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17975071
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/975071 | CONDUCTIVE PERFORATED PLATE FOR ELECTRICAL TEST | Oct 26, 2022 | Pending |
Array
(
[id] => 18774310
[patent_doc_number] => 20230369141
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-16
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/974205
[patent_app_country] => US
[patent_app_date] => 2022-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10473
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17974205
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/974205 | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME | Oct 25, 2022 | Pending |
Array
(
[id] => 19086254
[patent_doc_number] => 20240113055
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-04
[patent_title] => STRUCTURE FOR HYBRID BOND CRACKSTOP WITH AIRGAPS
[patent_app_type] => utility
[patent_app_number] => 17/937429
[patent_app_country] => US
[patent_app_date] => 2022-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5346
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17937429
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/937429 | STRUCTURE FOR HYBRID BOND CRACKSTOP WITH AIRGAPS | Sep 29, 2022 | Pending |
Array
(
[id] => 18162036
[patent_doc_number] => 20230028628
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-26
[patent_title] => PACKAGE STRUCTURE, PACKAGING METHOD AND SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/955681
[patent_app_country] => US
[patent_app_date] => 2022-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8020
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17955681
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/955681 | PACKAGE STRUCTURE, PACKAGING METHOD AND SEMICONDUCTOR DEVICE | Sep 28, 2022 | Pending |
Array
(
[id] => 18162036
[patent_doc_number] => 20230028628
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-26
[patent_title] => PACKAGE STRUCTURE, PACKAGING METHOD AND SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/955681
[patent_app_country] => US
[patent_app_date] => 2022-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8020
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17955681
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/955681 | PACKAGE STRUCTURE, PACKAGING METHOD AND SEMICONDUCTOR DEVICE | Sep 28, 2022 | Pending |
Array
(
[id] => 19071100
[patent_doc_number] => 20240105526
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-28
[patent_title] => ELECTRONIC DEVICE, ELECTRONIC STRUCTURE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/954752
[patent_app_country] => US
[patent_app_date] => 2022-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11063
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17954752
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/954752 | ELECTRONIC DEVICE, ELECTRONIC STRUCTURE AND METHOD OF MANUFACTURING THE SAME | Sep 27, 2022 | Pending |
Array
(
[id] => 19071100
[patent_doc_number] => 20240105526
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-28
[patent_title] => ELECTRONIC DEVICE, ELECTRONIC STRUCTURE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/954752
[patent_app_country] => US
[patent_app_date] => 2022-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11063
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17954752
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/954752 | ELECTRONIC DEVICE, ELECTRONIC STRUCTURE AND METHOD OF MANUFACTURING THE SAME | Sep 27, 2022 | Pending |
Array
(
[id] => 18147150
[patent_doc_number] => 20230021007
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-19
[patent_title] => TEST STRUCTURE AND METHOD FOR FORMING THE SAME, AND SEMICONDUCTOR MEMORY
[patent_app_type] => utility
[patent_app_number] => 17/935572
[patent_app_country] => US
[patent_app_date] => 2022-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6067
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17935572
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/935572 | TEST STRUCTURE AND METHOD FOR FORMING THE SAME, AND SEMICONDUCTOR MEMORY | Sep 25, 2022 | Pending |
Array
(
[id] => 18139584
[patent_doc_number] => 20230013420
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-19
[patent_title] => SEMICONDUCTOR STRUCTURE AND FABRICATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/945109
[patent_app_country] => US
[patent_app_date] => 2022-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9500
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17945109
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/945109 | SEMICONDUCTOR STRUCTURE AND FABRICATION METHOD THEREOF | Sep 14, 2022 | Pending |
Array
(
[id] => 18139584
[patent_doc_number] => 20230013420
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-19
[patent_title] => SEMICONDUCTOR STRUCTURE AND FABRICATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/945109
[patent_app_country] => US
[patent_app_date] => 2022-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9500
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17945109
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/945109 | SEMICONDUCTOR STRUCTURE AND FABRICATION METHOD THEREOF | Sep 14, 2022 | Pending |