
David L. Robertson
Examiner (ID: 14603)
| Most Active Art Unit | 2312 |
| Art Unit(s) | 2312, 2305, 2752, 2186, 2318, OPT, 2187, 2759, 2303 |
| Total Applications | 731 |
| Issued Applications | 609 |
| Pending Applications | 20 |
| Abandoned Applications | 102 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 1595554
[patent_doc_number] => 06484170
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2002-11-19
[patent_title] => 'Generating searchable data entries and applications therefore'
[patent_app_type] => B2
[patent_app_number] => 09/725876
[patent_app_country] => US
[patent_app_date] => 2000-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 9695
[patent_no_of_claims] => 41
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/484/06484170.pdf
[firstpage_image] =>[orig_patent_app_number] => 09725876
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/725876 | Generating searchable data entries and applications therefore | Nov 29, 2000 | Issued |
Array
(
[id] => 6632021
[patent_doc_number] => 20020065983
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-05-30
[patent_title] => 'Method for storing digital information in write-once memory array'
[patent_app_type] => new
[patent_app_number] => 09/727229
[patent_app_country] => US
[patent_app_date] => 2000-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2261
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0065/20020065983.pdf
[firstpage_image] =>[orig_patent_app_number] => 09727229
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/727229 | Method for storing digital information in write-once memory array | Nov 29, 2000 | Issued |
Array
(
[id] => 6632808
[patent_doc_number] => 20020066047
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-05-30
[patent_title] => 'Memory controller with temperature sensors'
[patent_app_type] => new
[patent_app_number] => 09/726825
[patent_app_country] => US
[patent_app_date] => 2000-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5177
[patent_no_of_claims] => 58
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0066/20020066047.pdf
[firstpage_image] =>[orig_patent_app_number] => 09726825
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/726825 | Memory controller with temperature sensors | Nov 29, 2000 | Issued |
Array
(
[id] => 6632245
[patent_doc_number] => 20020066001
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-05-30
[patent_title] => 'Adaptive calibration technique for high speed memory devices'
[patent_app_type] => new
[patent_app_number] => 09/727861
[patent_app_country] => US
[patent_app_date] => 2000-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6366
[patent_no_of_claims] => 38
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0066/20020066001.pdf
[firstpage_image] =>[orig_patent_app_number] => 09727861
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/727861 | Adaptive calibration technique for high speed memory devices | Nov 29, 2000 | Issued |
Array
(
[id] => 7028548
[patent_doc_number] => 20010014623
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-08-16
[patent_title] => 'Recording medium and information processing device for managing read-in information'
[patent_app_type] => new
[patent_app_number] => 09/728500
[patent_app_country] => US
[patent_app_date] => 2000-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4180
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 25
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0014/20010014623.pdf
[firstpage_image] =>[orig_patent_app_number] => 09728500
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/728500 | Recording medium and information processing device for managing read-in information | Nov 29, 2000 | Abandoned |
Array
(
[id] => 1298025
[patent_doc_number] => 06631440
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-10-07
[patent_title] => 'Method and apparatus for scheduling memory calibrations based on transactions'
[patent_app_type] => B2
[patent_app_number] => 09/726739
[patent_app_country] => US
[patent_app_date] => 2000-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 12
[patent_no_of_words] => 7977
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/631/06631440.pdf
[firstpage_image] =>[orig_patent_app_number] => 09726739
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/726739 | Method and apparatus for scheduling memory calibrations based on transactions | Nov 29, 2000 | Issued |
Array
(
[id] => 1602322
[patent_doc_number] => 06493836
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2002-12-10
[patent_title] => 'Method and apparatus for scheduling and using memory calibrations to reduce memory errors in high speed memory devices'
[patent_app_type] => B2
[patent_app_number] => 09/726738
[patent_app_country] => US
[patent_app_date] => 2000-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 5218
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/493/06493836.pdf
[firstpage_image] =>[orig_patent_app_number] => 09726738
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/726738 | Method and apparatus for scheduling and using memory calibrations to reduce memory errors in high speed memory devices | Nov 29, 2000 | Issued |
Array
(
[id] => 1505972
[patent_doc_number] => 06487635
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-11-26
[patent_title] => 'Management of orphan tracks'
[patent_app_type] => B1
[patent_app_number] => 09/725407
[patent_app_country] => US
[patent_app_date] => 2000-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 4533
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/487/06487635.pdf
[firstpage_image] =>[orig_patent_app_number] => 09725407
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/725407 | Management of orphan tracks | Nov 28, 2000 | Issued |
Array
(
[id] => 6877710
[patent_doc_number] => 20010003198
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-06-07
[patent_title] => 'Method for timing setting of a system memory'
[patent_app_type] => new-utility
[patent_app_number] => 09/725235
[patent_app_country] => US
[patent_app_date] => 2000-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4062
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0003/20010003198.pdf
[firstpage_image] =>[orig_patent_app_number] => 09725235
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/725235 | Method for timing setting of a system memory | Nov 28, 2000 | Abandoned |
Array
(
[id] => 6881004
[patent_doc_number] => 20010032292
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-10-18
[patent_title] => 'Implementation of skip mask hardware in a disc drive'
[patent_app_type] => new
[patent_app_number] => 09/726369
[patent_app_country] => US
[patent_app_date] => 2000-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7450
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0032/20010032292.pdf
[firstpage_image] =>[orig_patent_app_number] => 09726369
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/726369 | Method and apparatus for optimizing skip mask operations in a disc drive | Nov 28, 2000 | Issued |
Array
(
[id] => 1565061
[patent_doc_number] => 06362992
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-03-26
[patent_title] => 'Binary-ternary content addressable memory'
[patent_app_type] => B1
[patent_app_number] => 09/684589
[patent_app_country] => US
[patent_app_date] => 2000-10-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 6377
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/362/06362992.pdf
[firstpage_image] =>[orig_patent_app_number] => 09684589
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/684589 | Binary-ternary content addressable memory | Oct 5, 2000 | Issued |
Array
(
[id] => 1474830
[patent_doc_number] => 06408345
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-06-18
[patent_title] => 'Superscalar memory transfer controller in multilevel memory organization'
[patent_app_type] => B1
[patent_app_number] => 09/603331
[patent_app_country] => US
[patent_app_date] => 2000-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 7095
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/408/06408345.pdf
[firstpage_image] =>[orig_patent_app_number] => 09603331
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/603331 | Superscalar memory transfer controller in multilevel memory organization | Jun 25, 2000 | Issued |
Array
(
[id] => 1567313
[patent_doc_number] => 06438647
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-08-20
[patent_title] => 'Method and apparatus for providing battery-backed immediate write back cache for an array of disk drives in a computer system'
[patent_app_type] => B1
[patent_app_number] => 09/602808
[patent_app_country] => US
[patent_app_date] => 2000-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4649
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/438/06438647.pdf
[firstpage_image] =>[orig_patent_app_number] => 09602808
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/602808 | Method and apparatus for providing battery-backed immediate write back cache for an array of disk drives in a computer system | Jun 22, 2000 | Issued |
Array
(
[id] => 1460038
[patent_doc_number] => 06463515
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-10-08
[patent_title] => 'System and method for recovering physical memory locations in a computer system'
[patent_app_type] => B1
[patent_app_number] => 09/603033
[patent_app_country] => US
[patent_app_date] => 2000-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 3996
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/463/06463515.pdf
[firstpage_image] =>[orig_patent_app_number] => 09603033
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/603033 | System and method for recovering physical memory locations in a computer system | Jun 22, 2000 | Issued |
| 09/602011 | A MASS STORAGE DEVICE INCLUDING A NON-VOLATILE CACHE HAVING A SIZE OF AT LEAST .5 GIGABYTES | Jun 22, 2000 | Abandoned |
Array
(
[id] => 1504085
[patent_doc_number] => 06487029
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-11-26
[patent_title] => 'Hard drive with format calculator for generating sector numbers on track'
[patent_app_type] => B1
[patent_app_number] => 09/602563
[patent_app_country] => US
[patent_app_date] => 2000-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 4750
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/487/06487029.pdf
[firstpage_image] =>[orig_patent_app_number] => 09602563
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/602563 | Hard drive with format calculator for generating sector numbers on track | Jun 21, 2000 | Issued |
Array
(
[id] => 1587370
[patent_doc_number] => 06425047
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-07-23
[patent_title] => 'Process containing address decoders suited to improvements in clock speed'
[patent_app_type] => B1
[patent_app_number] => 09/602180
[patent_app_country] => US
[patent_app_date] => 2000-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 10920
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/425/06425047.pdf
[firstpage_image] =>[orig_patent_app_number] => 09602180
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/602180 | Process containing address decoders suited to improvements in clock speed | Jun 21, 2000 | Issued |
Array
(
[id] => 7634994
[patent_doc_number] => 06381672
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-04-30
[patent_title] => 'Speculative opening of a new page when approaching page boundary during read/write of isochronous streams'
[patent_app_type] => B1
[patent_app_number] => 09/569039
[patent_app_country] => US
[patent_app_date] => 2000-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 39
[patent_figures_cnt] => 39
[patent_no_of_words] => 32180
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 5
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/381/06381672.pdf
[firstpage_image] =>[orig_patent_app_number] => 09569039
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/569039 | Speculative opening of a new page when approaching page boundary during read/write of isochronous streams | May 10, 2000 | Issued |
Array
(
[id] => 1428941
[patent_doc_number] => 06513095
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-01-28
[patent_title] => 'File system with assured integrity incorporating semiconductor memory device'
[patent_app_type] => B1
[patent_app_number] => 09/568529
[patent_app_country] => US
[patent_app_date] => 2000-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 19
[patent_no_of_words] => 15430
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/513/06513095.pdf
[firstpage_image] =>[orig_patent_app_number] => 09568529
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/568529 | File system with assured integrity incorporating semiconductor memory device | May 8, 2000 | Issued |
Array
(
[id] => 1258399
[patent_doc_number] => 06671785
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-12-30
[patent_title] => 'Programming protection status indicators for flash memory'
[patent_app_type] => B2
[patent_app_number] => 09/557184
[patent_app_country] => US
[patent_app_date] => 2000-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 8152
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/671/06671785.pdf
[firstpage_image] =>[orig_patent_app_number] => 09557184
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/557184 | Programming protection status indicators for flash memory | Apr 20, 2000 | Issued |