| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 11279548
[patent_doc_number] => 09496029
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-11-15
[patent_title] => '6T bitcell for dual port SRAM memories with single-ended read and single-ended write and optimized bitcells for multiport memories'
[patent_app_type] => utility
[patent_app_number] => 15/051951
[patent_app_country] => US
[patent_app_date] => 2016-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4083
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15051951
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/051951 | 6T bitcell for dual port SRAM memories with single-ended read and single-ended write and optimized bitcells for multiport memories | Feb 23, 2016 | Issued |
Array
(
[id] => 11918148
[patent_doc_number] => 09786339
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-10-10
[patent_title] => 'Dual mode operation having power saving and active modes in a stacked circuit topology with logic preservation'
[patent_app_type] => utility
[patent_app_number] => 15/051733
[patent_app_country] => US
[patent_app_date] => 2016-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5434
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15051733
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/051733 | Dual mode operation having power saving and active modes in a stacked circuit topology with logic preservation | Feb 23, 2016 | Issued |
Array
(
[id] => 11300388
[patent_doc_number] => 09508398
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-11-29
[patent_title] => 'Voltage generation circuit, semiconductor memory device including the same, and method for driving the same'
[patent_app_type] => utility
[patent_app_number] => 15/047273
[patent_app_country] => US
[patent_app_date] => 2016-02-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 6102
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15047273
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/047273 | Voltage generation circuit, semiconductor memory device including the same, and method for driving the same | Feb 17, 2016 | Issued |
Array
(
[id] => 15170971
[patent_doc_number] => 10491000
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-26
[patent_title] => Systems and methods for utilization of demand side assets for provision of grid services
[patent_app_type] => utility
[patent_app_number] => 15/042762
[patent_app_country] => US
[patent_app_date] => 2016-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 2113
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15042762
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/042762 | Systems and methods for utilization of demand side assets for provision of grid services | Feb 11, 2016 | Issued |
Array
(
[id] => 11307406
[patent_doc_number] => 09514810
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-12-06
[patent_title] => 'Resistive non-volatile memory cell and method for programming same'
[patent_app_type] => utility
[patent_app_number] => 15/018095
[patent_app_country] => US
[patent_app_date] => 2016-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4700
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15018095
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/018095 | Resistive non-volatile memory cell and method for programming same | Feb 7, 2016 | Issued |
Array
(
[id] => 11403610
[patent_doc_number] => 20170024148
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-01-26
[patent_title] => 'MEMORY REFRESH MANAGEMENT'
[patent_app_type] => utility
[patent_app_number] => 15/011591
[patent_app_country] => US
[patent_app_date] => 2016-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6445
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15011591
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/011591 | Refresh parameter-dependent memory refresh management | Jan 30, 2016 | Issued |
Array
(
[id] => 11564449
[patent_doc_number] => 09627041
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-04-18
[patent_title] => 'Memory with a voltage-adjustment circuit to adjust the operating voltage of memory cells for BTI effect screening'
[patent_app_type] => utility
[patent_app_number] => 15/010385
[patent_app_country] => US
[patent_app_date] => 2016-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7310
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15010385
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/010385 | Memory with a voltage-adjustment circuit to adjust the operating voltage of memory cells for BTI effect screening | Jan 28, 2016 | Issued |
Array
(
[id] => 11300730
[patent_doc_number] => 09508740
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-11-29
[patent_title] => '3D stacked semiconductor memory architecture with conductive layer arrangement'
[patent_app_type] => utility
[patent_app_number] => 15/007880
[patent_app_country] => US
[patent_app_date] => 2016-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 15
[patent_no_of_words] => 4667
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15007880
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/007880 | 3D stacked semiconductor memory architecture with conductive layer arrangement | Jan 26, 2016 | Issued |
Array
(
[id] => 12553533
[patent_doc_number] => 10014066
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-07-03
[patent_title] => Anti-fuse cell structure including reading and programming devices with different gate dielectric thickness
[patent_app_type] => utility
[patent_app_number] => 15/004329
[patent_app_country] => US
[patent_app_date] => 2016-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 38
[patent_no_of_words] => 5857
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15004329
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/004329 | Anti-fuse cell structure including reading and programming devices with different gate dielectric thickness | Jan 21, 2016 | Issued |
Array
(
[id] => 13259401
[patent_doc_number] => 10142402
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-11-27
[patent_title] => Methods and apparatuses for sending prompt message to close a movable article
[patent_app_type] => utility
[patent_app_number] => 15/001818
[patent_app_country] => US
[patent_app_date] => 2016-01-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 8526
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15001818
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/001818 | Methods and apparatuses for sending prompt message to close a movable article | Jan 19, 2016 | Issued |
Array
(
[id] => 10780785
[patent_doc_number] => 20160126941
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-05-05
[patent_title] => 'SWITCHING CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 14/992445
[patent_app_country] => US
[patent_app_date] => 2016-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 10245
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14992445
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/992445 | Switching circuit for controlling current responsive to supply voltage values | Jan 10, 2016 | Issued |
Array
(
[id] => 10987774
[patent_doc_number] => 20160184719
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-06-30
[patent_title] => 'Flexibly supported movable platform'
[patent_app_type] => utility
[patent_app_number] => 14/757950
[patent_app_country] => US
[patent_app_date] => 2015-12-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 29
[patent_no_of_words] => 15896
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14757950
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/757950 | Flexibly supported movable platform having an actuator to move a display | Dec 23, 2015 | Issued |
Array
(
[id] => 12202206
[patent_doc_number] => 09905276
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-02-27
[patent_title] => 'Control of sensing components in association with performing operations'
[patent_app_type] => utility
[patent_app_number] => 14/977286
[patent_app_country] => US
[patent_app_date] => 2015-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 17325
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14977286
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/977286 | Control of sensing components in association with performing operations | Dec 20, 2015 | Issued |
Array
(
[id] => 11391599
[patent_doc_number] => 09552849
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-01-24
[patent_title] => 'Memory device with timing overlap mode and precharge timing circuit'
[patent_app_type] => utility
[patent_app_number] => 14/973884
[patent_app_country] => US
[patent_app_date] => 2015-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6921
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14973884
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/973884 | Memory device with timing overlap mode and precharge timing circuit | Dec 17, 2015 | Issued |
Array
(
[id] => 10747220
[patent_doc_number] => 20160093371
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-31
[patent_title] => 'METHOD FOR PERFORMING MEMORY ACCESS MANAGEMENT, AND ASSOCIATED MEMORY DEVICE AND CONTROLLER THEREOF'
[patent_app_type] => utility
[patent_app_number] => 14/956410
[patent_app_country] => US
[patent_app_date] => 2015-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 10403
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14956410
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/956410 | Method for performing memory access management, and associated memory device and controller thereof | Dec 1, 2015 | Issued |
Array
(
[id] => 11653675
[patent_doc_number] => 20170149580
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-05-25
[patent_title] => 'DYNAMIC CONTROL OF SMART HOME USING WEARABLE DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/948674
[patent_app_country] => US
[patent_app_date] => 2015-11-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6440
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14948674
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/948674 | Dynamic control of smart home using wearable device | Nov 22, 2015 | Issued |
Array
(
[id] => 11220402
[patent_doc_number] => 09448737
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-09-20
[patent_title] => 'Memory including controller for controlling access signals via memory buses and operating method thereof'
[patent_app_type] => utility
[patent_app_number] => 14/933904
[patent_app_country] => US
[patent_app_date] => 2015-11-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4473
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14933904
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/933904 | Memory including controller for controlling access signals via memory buses and operating method thereof | Nov 4, 2015 | Issued |
Array
(
[id] => 10778259
[patent_doc_number] => 20160124415
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-05-05
[patent_title] => 'METHOD AND APPARATUS FOR PRODUCING VARIOUS COLORS AND REDUCING OR ELIMINATING OTHER VISIBLE COLORS'
[patent_app_type] => utility
[patent_app_number] => 14/931099
[patent_app_country] => US
[patent_app_date] => 2015-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 5132
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14931099
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/931099 | METHOD AND APPARATUS FOR PRODUCING VARIOUS COLORS AND REDUCING OR ELIMINATING OTHER VISIBLE COLORS | Nov 2, 2015 | Abandoned |
Array
(
[id] => 11035992
[patent_doc_number] => 20160232948
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-08-11
[patent_title] => 'METHODS CIRCUITS APPARATUSES AND SYSTEMS FOR PROVIDING CURRENT TO A NON-VOLATILE MEMORY ARRAY AND NON-VOLATILE MEMORY DEVICES PRODUCED ACCORDINGLY'
[patent_app_type] => utility
[patent_app_number] => 14/929428
[patent_app_country] => US
[patent_app_date] => 2015-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 4030
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14929428
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/929428 | Power supply including regulating transistor for providing current to a load and non-volatile memory devices produced accordingly | Nov 1, 2015 | Issued |
Array
(
[id] => 11300400
[patent_doc_number] => 09508410
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-11-29
[patent_title] => 'Semiconductor device having a secondary address generating unit for generating address signal in response to address signal from a first address generating unit'
[patent_app_type] => utility
[patent_app_number] => 14/925605
[patent_app_country] => US
[patent_app_date] => 2015-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6831
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14925605
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/925605 | Semiconductor device having a secondary address generating unit for generating address signal in response to address signal from a first address generating unit | Oct 27, 2015 | Issued |