
David Lam
Examiner (ID: 14034, Phone: (571)272-1782 , Office: P/2825 )
| Most Active Art Unit | 2827 |
| Art Unit(s) | 2825, 2827, 2818 |
| Total Applications | 2102 |
| Issued Applications | 2016 |
| Pending Applications | 28 |
| Abandoned Applications | 60 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 5500760
[patent_doc_number] => 20090161448
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-06-25
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE OVERDRIVING FOR PREDETERMINED PERIOD AND BITLINE SENSE AMPLIFYING METHOD OF THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/206064
[patent_app_country] => US
[patent_app_date] => 2008-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8223
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0161/20090161448.pdf
[firstpage_image] =>[orig_patent_app_number] => 12206064
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/206064 | Semiconductor memory device overdriving for predetermined period and bitline sense amplifying method of the same | Sep 7, 2008 | Issued |
Array
(
[id] => 8533731
[patent_doc_number] => 08309887
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-11-13
[patent_title] => 'Arc-welding torch, wear detection system for power supply portion of contact tip, and wear detection method for contact tip'
[patent_app_type] => utility
[patent_app_number] => 12/677064
[patent_app_country] => US
[patent_app_date] => 2008-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 7798
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12677064
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/677064 | Arc-welding torch, wear detection system for power supply portion of contact tip, and wear detection method for contact tip | Sep 4, 2008 | Issued |
Array
(
[id] => 4445173
[patent_doc_number] => 07929356
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-04-19
[patent_title] => 'Method and system to access memory'
[patent_app_type] => utility
[patent_app_number] => 12/205518
[patent_app_country] => US
[patent_app_date] => 2008-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 6508
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/929/07929356.pdf
[firstpage_image] =>[orig_patent_app_number] => 12205518
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/205518 | Method and system to access memory | Sep 4, 2008 | Issued |
Array
(
[id] => 6510013
[patent_doc_number] => 20100219700
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-09-02
[patent_title] => 'SWITCHING MODULE FOR THE POWER SECTION OF A WELDING CONTROL SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 12/682430
[patent_app_country] => US
[patent_app_date] => 2008-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2382
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0219/20100219700.pdf
[firstpage_image] =>[orig_patent_app_number] => 12682430
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/682430 | Switching module for the power section of a welding control system | Aug 21, 2008 | Issued |
Array
(
[id] => 7531516
[patent_doc_number] => 07843745
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-11-30
[patent_title] => 'Delay locked operation in semiconductor memory device'
[patent_app_type] => utility
[patent_app_number] => 12/181761
[patent_app_country] => US
[patent_app_date] => 2008-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 6156
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/843/07843745.pdf
[firstpage_image] =>[orig_patent_app_number] => 12181761
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/181761 | Delay locked operation in semiconductor memory device | Jul 28, 2008 | Issued |
Array
(
[id] => 5414953
[patent_doc_number] => 20090040840
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-02-12
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE AND METHOD OF COMPENSATING FOR SIGNAL INTERFERENCE THEREOF'
[patent_app_type] => utility
[patent_app_number] => 12/177260
[patent_app_country] => US
[patent_app_date] => 2008-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 11743
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0040/20090040840.pdf
[firstpage_image] =>[orig_patent_app_number] => 12177260
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/177260 | Semiconductor memory device and method of compensating for signal interference thereof | Jul 21, 2008 | Issued |
Array
(
[id] => 5289255
[patent_doc_number] => 20090021985
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-01-22
[patent_title] => 'INTERNAL VOLTAGE GENERATOR AND CONTROL METHOD THEREOF, AND SEMICONDUCTOR MEMORY DEVICE AND SYSTEM INCLUDING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/175494
[patent_app_country] => US
[patent_app_date] => 2008-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5556
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0021/20090021985.pdf
[firstpage_image] =>[orig_patent_app_number] => 12175494
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/175494 | Internal voltage generator and control method thereof, and semiconductor memory device and system including the same | Jul 17, 2008 | Issued |
Array
(
[id] => 15710
[patent_doc_number] => 07804709
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-09-28
[patent_title] => 'Diode assisted switching spin-transfer torque memory unit'
[patent_app_type] => utility
[patent_app_number] => 12/175724
[patent_app_country] => US
[patent_app_date] => 2008-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 4588
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/804/07804709.pdf
[firstpage_image] =>[orig_patent_app_number] => 12175724
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/175724 | Diode assisted switching spin-transfer torque memory unit | Jul 17, 2008 | Issued |
Array
(
[id] => 114195
[patent_doc_number] => 07719906
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-05-18
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 12/175618
[patent_app_country] => US
[patent_app_date] => 2008-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 5785
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/719/07719906.pdf
[firstpage_image] =>[orig_patent_app_number] => 12175618
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/175618 | Semiconductor device | Jul 17, 2008 | Issued |
Array
(
[id] => 5289252
[patent_doc_number] => 20090021982
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-01-22
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE AND DATA ERASE METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 12/175008
[patent_app_country] => US
[patent_app_date] => 2008-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 11247
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0021/20090021982.pdf
[firstpage_image] =>[orig_patent_app_number] => 12175008
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/175008 | Semiconductor memory device and data erase method thereof | Jul 16, 2008 | Issued |
Array
(
[id] => 6517729
[patent_doc_number] => 20100014353
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-01-21
[patent_title] => 'FLASH MEMORY DEVICE WITH SWITCHING INPUT/OUTPUT STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 12/174094
[patent_app_country] => US
[patent_app_date] => 2008-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 4193
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0014/20100014353.pdf
[firstpage_image] =>[orig_patent_app_number] => 12174094
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/174094 | FLASH MEMORY DEVICE WITH SWITCHING INPUT/OUTPUT STRUCTURE | Jul 15, 2008 | Abandoned |
Array
(
[id] => 5433962
[patent_doc_number] => 20090168548
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-07-02
[patent_title] => 'DATA OUTPUT CIRCUIT IN SEMICONDUCTOR MEMORY APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 12/173724
[patent_app_country] => US
[patent_app_date] => 2008-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4936
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0168/20090168548.pdf
[firstpage_image] =>[orig_patent_app_number] => 12173724
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/173724 | Data output circuit in semiconductor memory apparatus | Jul 14, 2008 | Issued |
Array
(
[id] => 5335793
[patent_doc_number] => 20090052257
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-02-26
[patent_title] => 'NONVOLATILE SEMICONDUCTOR MEMORIES FOR PREVENTING READ DISTURBANCE AND READING METHODS THEREOF'
[patent_app_type] => utility
[patent_app_number] => 12/172904
[patent_app_country] => US
[patent_app_date] => 2008-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 8697
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0052/20090052257.pdf
[firstpage_image] =>[orig_patent_app_number] => 12172904
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/172904 | Nonvolatile semiconductor memories for preventing read disturbance and reading methods thereof | Jul 13, 2008 | Issued |
Array
(
[id] => 5359555
[patent_doc_number] => 20090034349
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-02-05
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/172956
[patent_app_country] => US
[patent_app_date] => 2008-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 13833
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0034/20090034349.pdf
[firstpage_image] =>[orig_patent_app_number] => 12172956
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/172956 | Semiconductor device | Jul 13, 2008 | Issued |
Array
(
[id] => 4662299
[patent_doc_number] => 20080253206
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-10-16
[patent_title] => 'METAL PROGRAMMABLE SELF-TIMED MEMORIES'
[patent_app_type] => utility
[patent_app_number] => 12/140502
[patent_app_country] => US
[patent_app_date] => 2008-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4264
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0253/20080253206.pdf
[firstpage_image] =>[orig_patent_app_number] => 12140502
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/140502 | Metal programmable self-timed memories | Jun 16, 2008 | Issued |
Array
(
[id] => 5520004
[patent_doc_number] => 20090027985
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-01-29
[patent_title] => 'SEMICONDUCTOR STORAGE DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/136830
[patent_app_country] => US
[patent_app_date] => 2008-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5370
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0027/20090027985.pdf
[firstpage_image] =>[orig_patent_app_number] => 12136830
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/136830 | Semiconductor storage device | Jun 10, 2008 | Issued |
Array
(
[id] => 4757993
[patent_doc_number] => 20080310219
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-12-18
[patent_title] => 'METHOD AND SYSTEM FOR PROVIDING A MAGNETIC ELEMENT AND MAGNETIC MEMORY BEING UNIDIRECTIONAL WRITING ENABLED'
[patent_app_type] => utility
[patent_app_number] => 12/136916
[patent_app_country] => US
[patent_app_date] => 2008-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 15904
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0310/20080310219.pdf
[firstpage_image] =>[orig_patent_app_number] => 12136916
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/136916 | Method and system for providing a magnetic element and magnetic memory being unidirectional writing enabled | Jun 10, 2008 | Issued |
Array
(
[id] => 5532139
[patent_doc_number] => 20090231927
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-09-17
[patent_title] => 'METHOD OF TESTING A NON-VOLATILE MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/136798
[patent_app_country] => US
[patent_app_date] => 2008-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5604
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0231/20090231927.pdf
[firstpage_image] =>[orig_patent_app_number] => 12136798
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/136798 | Method of testing a non-volatile memory device | Jun 10, 2008 | Issued |
Array
(
[id] => 4445144
[patent_doc_number] => 07929336
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-04-19
[patent_title] => 'Integrated circuit including a memory element programmed using a seed pulse'
[patent_app_type] => utility
[patent_app_number] => 12/137096
[patent_app_country] => US
[patent_app_date] => 2008-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 6048
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/929/07929336.pdf
[firstpage_image] =>[orig_patent_app_number] => 12137096
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/137096 | Integrated circuit including a memory element programmed using a seed pulse | Jun 10, 2008 | Issued |
Array
(
[id] => 4948200
[patent_doc_number] => 20080304326
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-12-11
[patent_title] => 'METHOD OF ERASING IN NON-VOLATILE MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/136968
[patent_app_country] => US
[patent_app_date] => 2008-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5523
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0304/20080304326.pdf
[firstpage_image] =>[orig_patent_app_number] => 12136968
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/136968 | Method of erasing in non-volatile memory device | Jun 10, 2008 | Issued |