David Lam

Array ( [id] => 1122858 [patent_doc_number] => 06798691 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-09-28 [patent_title] => 'Asymmetric dot shape for increasing select-unselect margin in MRAM devices' [patent_app_type] => B1 [patent_app_number] => 10/184232 [patent_app_country] => US [patent_app_date] => 2002-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 22 [patent_no_of_words] => 14392 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 60 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/798/06798691.pdf [firstpage_image] =>[orig_patent_app_number] => 10184232 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1163614 [patent_doc_number] => 06765813 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-07-20 [patent_title] => 'Integrated systems using vertically-stacked three-dimensional memory cells' [patent_app_type] => B2 [patent_app_number] => 10/185588 [patent_app_country] => US [patent_app_date] => 2002-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 0 [patent_no_of_words] => 6187 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/765/06765813.pdf [firstpage_image] =>[orig_patent_app_number] => 10185588 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1216065 [patent_doc_number] => 06711043 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-03-23 [patent_title] => 'Three-dimensional memory cache system' [patent_app_type] => B2 [patent_app_number] => 10/186356 [patent_app_country] => US [patent_app_date] => 2002-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 5232 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 40 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/711/06711043.pdf [firstpage_image] =>[orig_patent_app_number] => 10186356 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1280774 [patent_doc_number] => 06650588 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-11-18 [patent_title] => 'Semiconductor memory module and register buffer device for use in the same' [patent_app_type] => B2 [patent_app_number] => 10/178537 [patent_app_country] => US [patent_app_date] => 2002-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 13 [patent_no_of_words] => 4505 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/650/06650588.pdf [firstpage_image] =>[orig_patent_app_number] => 10178537 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1288365 [patent_doc_number] => 06643207 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-11-04 [patent_title] => 'High-voltage detection circuit for a semiconductor memory' [patent_app_type] => B2 [patent_app_number] => 10/176633 [patent_app_country] => US [patent_app_date] => 2002-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4636 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/643/06643207.pdf [firstpage_image] =>[orig_patent_app_number] => 10176633 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1310605 [patent_doc_number] => 06621745 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-09-16 [patent_title] => 'Row decoder circuit for use in programming a memory device' [patent_app_type] => B1 [patent_app_number] => 10/174632 [patent_app_country] => US [patent_app_date] => 2002-06-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 3341 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/621/06621745.pdf [firstpage_image] =>[orig_patent_app_number] => 10174632 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6455168 [patent_doc_number] => 20020149974 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-10-17 [patent_title] => 'Nonvolatile semiconductor memory' [patent_app_type] => new [patent_app_number] => 10/171768 [patent_app_country] => US [patent_app_date] => 2002-06-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 13016 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0149/20020149974.pdf [firstpage_image] =>[orig_patent_app_number] => 10171768 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6644125 [patent_doc_number] => 20030007399 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-01-09 [patent_title] => 'Semiconductor memory' [patent_app_type] => new [patent_app_number] => 10/162633 [patent_app_country] => US [patent_app_date] => 2002-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 9273 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0007/20030007399.pdf [firstpage_image] =>[orig_patent_app_number] => 10162633 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1310715 [patent_doc_number] => 06621759 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-09-16 [patent_title] => 'Memory wordline decoder having signal-driving amplifier' [patent_app_type] => B1 [patent_app_number] => 10/162937 [patent_app_country] => US [patent_app_date] => 2002-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3963 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 301 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/621/06621759.pdf [firstpage_image] =>[orig_patent_app_number] => 10162937 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1208623 [patent_doc_number] => 06717843 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-04-06 [patent_title] => 'Polyvalent, magnetoresistive write/read memory and method for writing and reading a memory of this type' [patent_app_type] => B1 [patent_app_number] => 10/089531 [patent_app_country] => US [patent_app_date] => 2002-06-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 5118 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/717/06717843.pdf [firstpage_image] =>[orig_patent_app_number] => 10089531 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1268935 [patent_doc_number] => 06661715 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-12-09 [patent_title] => 'Microcomputer and microprocessor having flash memory operable from single external power supply' [patent_app_type] => B2 [patent_app_number] => 10/160074 [patent_app_country] => US [patent_app_date] => 2002-06-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 29 [patent_figures_cnt] => 31 [patent_no_of_words] => 14468 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/661/06661715.pdf [firstpage_image] =>[orig_patent_app_number] => 10160074 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6395858 [patent_doc_number] => 20020181303 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-05 [patent_title] => 'Semiconductor memory device' [patent_app_type] => new [patent_app_number] => 10/162433 [patent_app_country] => US [patent_app_date] => 2002-06-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 17800 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 186 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0181/20020181303.pdf [firstpage_image] =>[orig_patent_app_number] => 10162433 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1216189 [patent_doc_number] => 06711090 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-03-23 [patent_title] => 'Semiconductor storage unit' [patent_app_type] => B2 [patent_app_number] => 10/160331 [patent_app_country] => US [patent_app_date] => 2002-05-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 12 [patent_no_of_words] => 13050 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/711/06711090.pdf [firstpage_image] =>[orig_patent_app_number] => 10160331 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6507271 [patent_doc_number] => 20020191454 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-19 [patent_title] => 'Memory chip having a test mode and method for checking memory cells of a repaired memory chip' [patent_app_type] => new [patent_app_number] => 10/158031 [patent_app_country] => US [patent_app_date] => 2002-05-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3335 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0191/20020191454.pdf [firstpage_image] =>[orig_patent_app_number] => 10158031 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1268894 [patent_doc_number] => 06661701 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-12-09 [patent_title] => 'Three-transistor DRAM cell and associated fabrication method' [patent_app_type] => B2 [patent_app_number] => 10/158032 [patent_app_country] => US [patent_app_date] => 2002-05-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 3061 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 142 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/661/06661701.pdf [firstpage_image] =>[orig_patent_app_number] => 10158032 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1180290 [patent_doc_number] => 06751144 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-06-15 [patent_title] => 'Semiconductor storage and method for testing the same' [patent_app_type] => B2 [patent_app_number] => 10/148430 [patent_app_country] => US [patent_app_date] => 2002-05-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 28 [patent_no_of_words] => 34002 [patent_no_of_claims] => 58 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/751/06751144.pdf [firstpage_image] =>[orig_patent_app_number] => 10148430 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1306141 [patent_doc_number] => 06625051 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-09-23 [patent_title] => 'Semiconductor integrated circuit' [patent_app_type] => B2 [patent_app_number] => 10/155085 [patent_app_country] => US [patent_app_date] => 2002-05-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 23 [patent_no_of_words] => 9419 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 203 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/625/06625051.pdf [firstpage_image] =>[orig_patent_app_number] => 10155085 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6764732 [patent_doc_number] => 20030099130 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-05-29 [patent_title] => 'Thin film magnetic memory device having a redundant structure' [patent_app_type] => new [patent_app_number] => 10/153737 [patent_app_country] => US [patent_app_date] => 2002-05-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 13489 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 35 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0099/20030099130.pdf [firstpage_image] =>[orig_patent_app_number] => 10153737 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1219894 [patent_doc_number] => 06707695 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-03-16 [patent_title] => 'Nonvolatile semiconductor memory device' [patent_app_type] => B2 [patent_app_number] => 10/153736 [patent_app_country] => US [patent_app_date] => 2002-05-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 6039 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 209 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/707/06707695.pdf [firstpage_image] =>[orig_patent_app_number] => 10153736 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7630490 [patent_doc_number] => 06636446 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-10-21 [patent_title] => 'Semiconductor memory device having write latency operation and method thereof' [patent_app_type] => B2 [patent_app_number] => 10/154734 [patent_app_country] => US [patent_app_date] => 2002-05-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 4188 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 6 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/636/06636446.pdf [firstpage_image] =>[orig_patent_app_number] => 10154734 [rel_patent_id] =>[rel_patent_doc_number] =>)