
David M. Brunsman
Examiner (ID: 12887, Phone: (571)272-1365 , Office: P/1732 )
| Most Active Art Unit | 1755 |
| Art Unit(s) | 1732, 1109, 2899, 1755, 1793, 1751, 1108 |
| Total Applications | 3300 |
| Issued Applications | 2599 |
| Pending Applications | 213 |
| Abandoned Applications | 489 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18827645
[patent_doc_number] => 11842935
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-12-12
[patent_title] => Method for forming a reconstructed package substrate comprising substrates blocks
[patent_app_type] => utility
[patent_app_number] => 17/318703
[patent_app_country] => US
[patent_app_date] => 2021-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 37
[patent_no_of_words] => 6602
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17318703
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/318703 | Method for forming a reconstructed package substrate comprising substrates blocks | May 11, 2021 | Issued |
Array
(
[id] => 20539064
[patent_doc_number] => 12556144
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-02-17
[patent_title] => Predistortion method and system, device, and storage medium
[patent_app_type] => utility
[patent_app_number] => 17/788042
[patent_app_country] => US
[patent_app_date] => 2021-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 12937
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 655
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17788042
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/788042 | Predistortion method and system, device, and storage medium | May 10, 2021 | Issued |
Array
(
[id] => 19244648
[patent_doc_number] => 12015103
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-06-18
[patent_title] => Micro light emitting diode display panel with option of choosing to emit light both or respectively of light-emitting regions
[patent_app_type] => utility
[patent_app_number] => 17/315366
[patent_app_country] => US
[patent_app_date] => 2021-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 26
[patent_no_of_words] => 9223
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 212
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17315366
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/315366 | Micro light emitting diode display panel with option of choosing to emit light both or respectively of light-emitting regions | May 9, 2021 | Issued |
Array
(
[id] => 17233100
[patent_doc_number] => 20210359657
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-18
[patent_title] => AUTOMATIC GAIN CONTROL CIRCUIT, CORRESPONDING RECEIVER, TRANSMITTER AND METHOD
[patent_app_type] => utility
[patent_app_number] => 17/314905
[patent_app_country] => US
[patent_app_date] => 2021-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5167
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17314905
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/314905 | Automatic gain control circuit, corresponding receiver, transmitter and method | May 6, 2021 | Issued |
Array
(
[id] => 17040751
[patent_doc_number] => 20210257387
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-19
[patent_title] => Integrated Structures Comprising Vertical Channel Material and Having Conductively-Doped Semiconductor Material Directly Against Lower Sidewalls of the Channel Material, and Methods of Forming Integrated Structures
[patent_app_type] => utility
[patent_app_number] => 17/308766
[patent_app_country] => US
[patent_app_date] => 2021-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5560
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17308766
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/308766 | Integrated structures comprising vertical channel material and having conductively-doped semiconductor material directly against lower sidewalls of the channel material | May 4, 2021 | Issued |
Array
(
[id] => 19357067
[patent_doc_number] => 12057526
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-08-06
[patent_title] => Display device having a first bank defining light emission regions and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 17/306385
[patent_app_country] => US
[patent_app_date] => 2021-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 14202
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17306385
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/306385 | Display device having a first bank defining light emission regions and method of manufacturing the same | May 2, 2021 | Issued |
Array
(
[id] => 17986023
[patent_doc_number] => 20220352060
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-03
[patent_title] => STACKED VIA STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/243600
[patent_app_country] => US
[patent_app_date] => 2021-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15378
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17243600
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/243600 | Stacked via structure disposed on a conductive pillar of a semiconductor die | Apr 28, 2021 | Issued |
Array
(
[id] => 18721585
[patent_doc_number] => 11798942
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-24
[patent_title] => Methods of manufacturing semiconductor devices having fins and an isolation region
[patent_app_type] => utility
[patent_app_number] => 17/240673
[patent_app_country] => US
[patent_app_date] => 2021-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 39
[patent_no_of_words] => 7313
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17240673
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/240673 | Methods of manufacturing semiconductor devices having fins and an isolation region | Apr 25, 2021 | Issued |
Array
(
[id] => 17011682
[patent_doc_number] => 20210242843
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-05
[patent_title] => POWER AMPLIFIER CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 17/238835
[patent_app_country] => US
[patent_app_date] => 2021-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4969
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17238835
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/238835 | Power amplifier circuit | Apr 22, 2021 | Issued |
Array
(
[id] => 18999660
[patent_doc_number] => 11916523
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-02-27
[patent_title] => Amplification apparatus, integration apparatus and modulation apparatus each including duty-cycled resistor
[patent_app_type] => utility
[patent_app_number] => 17/228982
[patent_app_country] => US
[patent_app_date] => 2021-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 7107
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17228982
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/228982 | Amplification apparatus, integration apparatus and modulation apparatus each including duty-cycled resistor | Apr 12, 2021 | Issued |
Array
(
[id] => 18891617
[patent_doc_number] => 11870399
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-01-09
[patent_title] => Receiver for cancelling common mode offset and crosstalk
[patent_app_type] => utility
[patent_app_number] => 17/227996
[patent_app_country] => US
[patent_app_date] => 2021-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 14275
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 218
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17227996
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/227996 | Receiver for cancelling common mode offset and crosstalk | Apr 11, 2021 | Issued |
Array
(
[id] => 19428814
[patent_doc_number] => 12088254
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-10
[patent_title] => Doherty power amplifier with integrated second harmonic injection
[patent_app_type] => utility
[patent_app_number] => 17/222371
[patent_app_country] => US
[patent_app_date] => 2021-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 1936
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17222371
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/222371 | Doherty power amplifier with integrated second harmonic injection | Apr 4, 2021 | Issued |
Array
(
[id] => 19277305
[patent_doc_number] => 12027437
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-02
[patent_title] => Superconducting device having a plurality of thermal sink layers and a plurality of ground planes
[patent_app_type] => utility
[patent_app_number] => 17/222238
[patent_app_country] => US
[patent_app_date] => 2021-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 3835
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17222238
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/222238 | Superconducting device having a plurality of thermal sink layers and a plurality of ground planes | Apr 4, 2021 | Issued |
Array
(
[id] => 17918672
[patent_doc_number] => 20220321068
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-06
[patent_title] => HIGH ACCURACY OUTPUT VOLTAGE DOMAIN OPERATION SWITCHING IN AN OPERATIONAL AMPLIFIER
[patent_app_type] => utility
[patent_app_number] => 17/220086
[patent_app_country] => US
[patent_app_date] => 2021-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5291
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17220086
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/220086 | High accuracy output voltage domain operation switching in an operational amplifier | Mar 31, 2021 | Issued |
Array
(
[id] => 18761555
[patent_doc_number] => 11812609
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-11-07
[patent_title] => Three-dimensional semiconductor device having a first main separation structure and a second main separation structure on a lower structure
[patent_app_type] => utility
[patent_app_number] => 17/218267
[patent_app_country] => US
[patent_app_date] => 2021-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 30
[patent_no_of_words] => 10018
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 228
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17218267
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/218267 | Three-dimensional semiconductor device having a first main separation structure and a second main separation structure on a lower structure | Mar 30, 2021 | Issued |
Array
(
[id] => 17917558
[patent_doc_number] => 20220319954
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-06
[patent_title] => PACKAGE HEAT DISSIPATION
[patent_app_type] => utility
[patent_app_number] => 17/219602
[patent_app_country] => US
[patent_app_date] => 2021-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4389
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17219602
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/219602 | Package heat dissipation including a die attach film | Mar 30, 2021 | Issued |
Array
(
[id] => 19957679
[patent_doc_number] => 12328101
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-10
[patent_title] => Amplification device and matching circuit board
[patent_app_type] => utility
[patent_app_number] => 17/614952
[patent_app_country] => US
[patent_app_date] => 2021-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 4530
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17614952
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/614952 | Amplification device and matching circuit board | Mar 29, 2021 | Issued |
Array
(
[id] => 18106031
[patent_doc_number] => 11545937
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-03
[patent_title] => Dual-mode average power tracking (APT) controller
[patent_app_type] => utility
[patent_app_number] => 17/215132
[patent_app_country] => US
[patent_app_date] => 2021-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 3530
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17215132
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/215132 | Dual-mode average power tracking (APT) controller | Mar 28, 2021 | Issued |
Array
(
[id] => 17599418
[patent_doc_number] => 20220148992
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-12
[patent_title] => PACKAGE STRUCTURE AND METHOD OF FORMING THE PACKAGE STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/211623
[patent_app_country] => US
[patent_app_date] => 2021-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9542
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17211623
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/211623 | Package structure including a base and a lid disposed over the base and method of forming the package structure | Mar 23, 2021 | Issued |
Array
(
[id] => 16952414
[patent_doc_number] => 20210211106
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-08
[patent_title] => POWER AMPLIFICATION MODULE
[patent_app_type] => utility
[patent_app_number] => 17/211072
[patent_app_country] => US
[patent_app_date] => 2021-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4441
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 334
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17211072
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/211072 | Power amplification module | Mar 23, 2021 | Issued |