
David M. Gray
Supervisory Patent Examiner (ID: 287, Phone: (571)272-2119 , Office: P/2852 )
| Most Active Art Unit | 2851 |
| Art Unit(s) | 2851, 2853, 2602, 2101, 2852 |
| Total Applications | 2033 |
| Issued Applications | 1687 |
| Pending Applications | 28 |
| Abandoned Applications | 318 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 14828129
[patent_doc_number] => 10411081
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-09-10
[patent_title] => Organic electroluminescent display panel, preparation method thereof, and display device
[patent_app_type] => utility
[patent_app_number] => 15/986176
[patent_app_country] => US
[patent_app_date] => 2018-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 5699
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15986176
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/986176 | Organic electroluminescent display panel, preparation method thereof, and display device | May 21, 2018 | Issued |
Array
(
[id] => 15286915
[patent_doc_number] => 10516129
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-24
[patent_title] => OLED device, method for driving OLED device, OLED substrate, method for manufacturing OLED substrate and display device
[patent_app_type] => utility
[patent_app_number] => 15/986067
[patent_app_country] => US
[patent_app_date] => 2018-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 11
[patent_no_of_words] => 7348
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 41
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15986067
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/986067 | OLED device, method for driving OLED device, OLED substrate, method for manufacturing OLED substrate and display device | May 21, 2018 | Issued |
Array
(
[id] => 14672225
[patent_doc_number] => 10374034
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-08-06
[patent_title] => Undercut control in isotropic wet etch processes
[patent_app_type] => utility
[patent_app_number] => 15/985189
[patent_app_country] => US
[patent_app_date] => 2018-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 5210
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15985189
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/985189 | Undercut control in isotropic wet etch processes | May 20, 2018 | Issued |
Array
(
[id] => 14985243
[patent_doc_number] => 10446542
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-10-15
[patent_title] => GaN structures
[patent_app_type] => utility
[patent_app_number] => 15/960396
[patent_app_country] => US
[patent_app_date] => 2018-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 22
[patent_no_of_words] => 7410
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15960396
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/960396 | GaN structures | Apr 22, 2018 | Issued |
Array
(
[id] => 13378681
[patent_doc_number] => 20180240882
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-23
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF FORMING VERTICAL STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 15/959900
[patent_app_country] => US
[patent_app_date] => 2018-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4745
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15959900
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/959900 | Semiconductor device and method of forming vertical structure | Apr 22, 2018 | Issued |
Array
(
[id] => 16264676
[patent_doc_number] => 10756123
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-25
[patent_title] => Electrostatic discharge circuit and manufacturing method therefor, and display apparatus
[patent_app_type] => utility
[patent_app_number] => 16/320674
[patent_app_country] => US
[patent_app_date] => 2018-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 5427
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16320674
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/320674 | Electrostatic discharge circuit and manufacturing method therefor, and display apparatus | Apr 10, 2018 | Issued |
Array
(
[id] => 13363747
[patent_doc_number] => 20180233413
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-16
[patent_title] => GRAPHENE CONTACTS ON SOURCE/DRAIN REGIONS OF FINFET DEVICES
[patent_app_type] => utility
[patent_app_number] => 15/950291
[patent_app_country] => US
[patent_app_date] => 2018-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8859
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15950291
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/950291 | Graphene contacts on source/drain regions of FinFET devices | Apr 10, 2018 | Issued |
Array
(
[id] => 13364055
[patent_doc_number] => 20180233567
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-16
[patent_title] => INTEGRATED CIRCUIT DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/949137
[patent_app_country] => US
[patent_app_date] => 2018-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14248
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15949137
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/949137 | Integrated circuit device and method of manufacturing the same | Apr 9, 2018 | Issued |
Array
(
[id] => 13363633
[patent_doc_number] => 20180233356
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-16
[patent_title] => HIGH DEPOSITION RATE AND HIGH QUALITY NITRIDE
[patent_app_type] => utility
[patent_app_number] => 15/889744
[patent_app_country] => US
[patent_app_date] => 2018-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7829
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15889744
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/889744 | High deposition rate and high quality nitride | Feb 5, 2018 | Issued |
Array
(
[id] => 13334729
[patent_doc_number] => 20180218902
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-02
[patent_title] => BORON DOPED TUNGSTEN CARBIDE FOR HARDMASK APPLICATIONS
[patent_app_type] => utility
[patent_app_number] => 15/882204
[patent_app_country] => US
[patent_app_date] => 2018-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9719
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 25
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15882204
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/882204 | Boron doped tungsten carbide for hardmask applications | Jan 28, 2018 | Issued |
Array
(
[id] => 17530107
[patent_doc_number] => 11302808
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-12
[patent_title] => III-V transistors with resistive gate contacts
[patent_app_type] => utility
[patent_app_number] => 16/645119
[patent_app_country] => US
[patent_app_date] => 2017-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 10659
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16645119
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/645119 | III-V transistors with resistive gate contacts | Dec 28, 2017 | Issued |
Array
(
[id] => 14760453
[patent_doc_number] => 10391608
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-08-27
[patent_title] => Backside polisher with dry frontside design and method using the same
[patent_app_type] => utility
[patent_app_number] => 15/855839
[patent_app_country] => US
[patent_app_date] => 2017-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6459
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15855839
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/855839 | Backside polisher with dry frontside design and method using the same | Dec 26, 2017 | Issued |
Array
(
[id] => 16348319
[patent_doc_number] => 20200312970
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-01
[patent_title] => FIELD-EFFECT TRANSISTORS WITH BURIED GATES AND METHODS OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/649505
[patent_app_country] => US
[patent_app_date] => 2017-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13395
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16649505
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/649505 | Field-effect transistors with buried gates and methods of manufacturing the same | Dec 26, 2017 | Issued |
Array
(
[id] => 15045595
[patent_doc_number] => 20190333802
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-31
[patent_title] => ELECTRONIC DEVICE COMPRISING AN INSULATING TRENCH AND METHOD FOR THE PRODUCTION OF SAME
[patent_app_type] => utility
[patent_app_number] => 16/468575
[patent_app_country] => US
[patent_app_date] => 2017-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5219
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16468575
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/468575 | ELECTRONIC DEVICE COMPRISING AN INSULATING TRENCH AND METHOD FOR THE PRODUCTION OF SAME | Dec 5, 2017 | Abandoned |
Array
(
[id] => 14603833
[patent_doc_number] => 10355114
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-07-16
[patent_title] => Heterojunction bipolar transistor
[patent_app_type] => utility
[patent_app_number] => 15/820897
[patent_app_country] => US
[patent_app_date] => 2017-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 37
[patent_figures_cnt] => 37
[patent_no_of_words] => 7750
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15820897
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/820897 | Heterojunction bipolar transistor | Nov 21, 2017 | Issued |
Array
(
[id] => 12243176
[patent_doc_number] => 20180076039
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-15
[patent_title] => 'ASYMMETRIC HIGH-K DIELECTRIC FOR REDUCING GATE INDUCED DRAIN LEAKAGE'
[patent_app_type] => utility
[patent_app_number] => 15/813314
[patent_app_country] => US
[patent_app_date] => 2017-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3423
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15813314
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/813314 | Asymmetric high-k dielectric for reducing gate induced drain leakage | Nov 14, 2017 | Issued |
Array
(
[id] => 16668661
[patent_doc_number] => 10937920
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-02
[patent_title] => Optical sensor
[patent_app_type] => utility
[patent_app_number] => 16/323810
[patent_app_country] => US
[patent_app_date] => 2017-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 10821
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16323810
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/323810 | Optical sensor | Nov 8, 2017 | Issued |
Array
(
[id] => 12693196
[patent_doc_number] => 20180122898
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-03
[patent_title] => SEMICONDUCTOR DEVICE WITH AIR GAP AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/800749
[patent_app_country] => US
[patent_app_date] => 2017-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10976
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 25
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15800749
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/800749 | Semiconductor device with air gap and method for fabricating the same | Oct 31, 2017 | Issued |
Array
(
[id] => 12223285
[patent_doc_number] => 20180061645
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-01
[patent_title] => 'ASYMMETRIC HIGH-K DIELECTRIC FOR REDUCING GATE INDUCED DRAIN LEAKAGE'
[patent_app_type] => utility
[patent_app_number] => 15/797315
[patent_app_country] => US
[patent_app_date] => 2017-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3423
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15797315
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/797315 | Asymmetric high-k dielectric for reducing gate induced drain leakage | Oct 29, 2017 | Issued |
Array
(
[id] => 12615618
[patent_doc_number] => 20180097036
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-04-05
[patent_title] => SEMICONDUCTOR DEVICE AND ELECTRONIC APPARATUS
[patent_app_type] => utility
[patent_app_number] => 15/792191
[patent_app_country] => US
[patent_app_date] => 2017-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8207
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15792191
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/792191 | Semiconductor device and electronic apparatus | Oct 23, 2017 | Issued |