David M. Mitchell

Array ( [id] => 6387469 [patent_doc_number] => 20100082884 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-04-01 [patent_title] => 'MEMORY CELL OPERATION' [patent_app_type] => utility [patent_app_number] => 12/388366 [patent_app_country] => US [patent_app_date] => 2009-02-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 11512 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0082/20100082884.pdf [firstpage_image] =>[orig_patent_app_number] => 12388366 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6523261 [patent_doc_number] => 20100211745 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-08-19 [patent_title] => 'MEMORY PREFETCH SYSTEMS AND METHODS' [patent_app_type] => utility [patent_app_number] => 12/371389 [patent_app_country] => US [patent_app_date] => 2009-02-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5644 [patent_no_of_claims] => 39 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0211/20100211745.pdf [firstpage_image] =>[orig_patent_app_number] => 12371389 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7798369 [patent_doc_number] => 08127087 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-02-28 [patent_title] => 'Memory controller for improved read port selection in a memory mirrored system' [patent_app_type] => utility [patent_app_number] => 12/369806 [patent_app_country] => US [patent_app_date] => 2009-02-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3370 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 62 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/127/08127087.pdf [firstpage_image] =>[orig_patent_app_number] => 12369806 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6553990 [patent_doc_number] => 20100205368 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-08-12 [patent_title] => 'METHOD AND SYSTEM FOR CACHING DATA IN A STORAGE SYSTEM' [patent_app_type] => utility [patent_app_number] => 12/369486 [patent_app_country] => US [patent_app_date] => 2009-02-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 8372 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0205/20100205368.pdf [firstpage_image] =>[orig_patent_app_number] => 12369486 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6008837 [patent_doc_number] => 20110060868 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-03-10 [patent_title] => 'MULTI-BANK FLASH MEMORY ARCHITECTURE WITH ASSIGNABLE RESOURCES' [patent_app_type] => utility [patent_app_number] => 12/867882 [patent_app_country] => US [patent_app_date] => 2009-02-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 8006 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0060/20110060868.pdf [firstpage_image] =>[orig_patent_app_number] => 12867882 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6553569 [patent_doc_number] => 20100205344 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-08-12 [patent_title] => 'UNIFIED CACHE STRUCTURE THAT FACILITATES ACCESSING TRANSLATION TABLE ENTRIES' [patent_app_type] => utility [patent_app_number] => 12/367828 [patent_app_country] => US [patent_app_date] => 2009-02-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 7813 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0205/20100205344.pdf [firstpage_image] =>[orig_patent_app_number] => 12367828 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6413544 [patent_doc_number] => 20100306498 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-12-02 [patent_title] => 'STORAGE SYSTEM AND STORAGE CONTROL METHOD THAT COMPRESS AND STORE DATA ELEMENTS' [patent_app_type] => utility [patent_app_number] => 12/310107 [patent_app_country] => US [patent_app_date] => 2009-01-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 30 [patent_no_of_words] => 14758 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0306/20100306498.pdf [firstpage_image] =>[orig_patent_app_number] => 12310107 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8176493 [patent_doc_number] => 20120110246 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-05-03 [patent_title] => 'EXECUTE-IN-PLACE MODE CONFIGURATION FOR SERIAL NON-VOLATILE MEMORY' [patent_app_type] => utility [patent_app_number] => 13/143078 [patent_app_country] => US [patent_app_date] => 2008-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5699 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0110/20120110246.pdf [firstpage_image] =>[orig_patent_app_number] => 13143078 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9242222 [patent_doc_number] => 08607028 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-12-10 [patent_title] => 'Enhanced addressability for serial non-volatile memory' [patent_app_type] => utility [patent_app_number] => 13/143072 [patent_app_country] => US [patent_app_date] => 2008-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4952 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13143072 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7714089 [patent_doc_number] => 20120005411 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-01-05 [patent_title] => 'NON-VOLATILE CONFIGURATION FOR SERIAL NON-VOLATILE MEMORY' [patent_app_type] => utility [patent_app_number] => 13/143075 [patent_app_country] => US [patent_app_date] => 2008-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4945 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0005/20120005411.pdf [firstpage_image] =>[orig_patent_app_number] => 13143075 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6104871 [patent_doc_number] => 20110167228 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-07-07 [patent_title] => 'MEMORY DEVICE AND MEMORY DEVICE CONTROL METHOD' [patent_app_type] => utility [patent_app_number] => 12/808868 [patent_app_country] => US [patent_app_date] => 2008-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 14631 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0167/20110167228.pdf [firstpage_image] =>[orig_patent_app_number] => 12808868 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4631833 [patent_doc_number] => 08010743 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-08-30 [patent_title] => 'Automatic raid volume generation and migration based on application type' [patent_app_type] => utility [patent_app_number] => 12/333327 [patent_app_country] => US [patent_app_date] => 2008-12-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 2063 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 56 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/010/08010743.pdf [firstpage_image] =>[orig_patent_app_number] => 12333327 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6448050 [patent_doc_number] => 20100153634 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-06-17 [patent_title] => 'SYSTEM AND METHOD FOR DATA MIGRATION BETWEEN COMPUTER CLUSTER ARCHITECTURE AND DATA STORAGE DEVICES' [patent_app_type] => utility [patent_app_number] => 12/333769 [patent_app_country] => US [patent_app_date] => 2008-12-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6575 [patent_no_of_claims] => 39 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0153/20100153634.pdf [firstpage_image] =>[orig_patent_app_number] => 12333769 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5504035 [patent_doc_number] => 20090164723 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-06-25 [patent_title] => 'Memory card' [patent_app_type] => utility [patent_app_number] => 12/314600 [patent_app_country] => US [patent_app_date] => 2008-12-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 3706 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0164/20090164723.pdf [firstpage_image] =>[orig_patent_app_number] => 12314600 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5548075 [patent_doc_number] => 20090157952 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-06-18 [patent_title] => 'Semiconductor memory system and wear-leveling method thereof' [patent_app_type] => utility [patent_app_number] => 12/316508 [patent_app_country] => US [patent_app_date] => 2008-12-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6368 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0157/20090157952.pdf [firstpage_image] =>[orig_patent_app_number] => 12316508 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4478979 [patent_doc_number] => 07945733 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-05-17 [patent_title] => 'Hierarchical storage management (HSM) for redundant array of independent disks (RAID)' [patent_app_type] => utility [patent_app_number] => 12/333329 [patent_app_country] => US [patent_app_date] => 2008-12-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2825 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/945/07945733.pdf [firstpage_image] =>[orig_patent_app_number] => 12333329 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6447910 [patent_doc_number] => 20100153621 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-06-17 [patent_title] => 'METHODS, COMPUTER PROGRAM PRODUCTS, AND SYSTEMS FOR PROVIDING AN UPGRADEABLE HARD DISK' [patent_app_type] => utility [patent_app_number] => 12/333562 [patent_app_country] => US [patent_app_date] => 2008-12-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4827 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0153/20100153621.pdf [firstpage_image] =>[orig_patent_app_number] => 12333562 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6448344 [patent_doc_number] => 20100153661 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-06-17 [patent_title] => 'PROCESSING OF READ REQUESTS IN A MEMORY CONTROLLER USING PRE-FETCH MECHANISM' [patent_app_type] => utility [patent_app_number] => 12/333295 [patent_app_country] => US [patent_app_date] => 2008-12-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4882 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0153/20100153661.pdf [firstpage_image] =>[orig_patent_app_number] => 12333295 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7718445 [patent_doc_number] => 08095764 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2012-01-10 [patent_title] => 'Dynamic application aware storage configuration' [patent_app_type] => utility [patent_app_number] => 12/333271 [patent_app_country] => US [patent_app_date] => 2008-12-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 15959 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/095/08095764.pdf [firstpage_image] =>[orig_patent_app_number] => 12333271 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7524972 [patent_doc_number] => 08028142 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-09-27 [patent_title] => 'Controller of storage device, storage device, and control method of storage device' [patent_app_type] => utility [patent_app_number] => 12/333034 [patent_app_country] => US [patent_app_date] => 2008-12-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5236 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/028/08028142.pdf [firstpage_image] =>[orig_patent_app_number] => 12333034 [rel_patent_id] =>[rel_patent_doc_number] =>)