David M. Mitchell

Array ( [id] => 9169720 [patent_doc_number] => 08595413 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-11-26 [patent_title] => 'Memory control method and device, memory access control method, computer program, and recording medium' [patent_app_type] => utility [patent_app_number] => 12/867584 [patent_app_country] => US [patent_app_date] => 2008-12-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 42 [patent_figures_cnt] => 42 [patent_no_of_words] => 26726 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 164 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12867584 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9940680 [patent_doc_number] => 08990511 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2015-03-24 [patent_title] => 'Multiprocessor, cache synchronization control method and program therefor' [patent_app_type] => utility [patent_app_number] => 12/734421 [patent_app_country] => US [patent_app_date] => 2008-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 11486 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12734421 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4636895 [patent_doc_number] => 08015358 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-09-06 [patent_title] => 'System bus structure for large L2 cache array topology with different latency domains' [patent_app_type] => utility [patent_app_number] => 12/207393 [patent_app_country] => US [patent_app_date] => 2008-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 15 [patent_no_of_words] => 6750 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/015/08015358.pdf [firstpage_image] =>[orig_patent_app_number] => 12207393 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 37478 [patent_doc_number] => 07793048 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-09-07 [patent_title] => 'System bus structure for large L2 cache array topology with different latency domains' [patent_app_type] => utility [patent_app_number] => 12/207445 [patent_app_country] => US [patent_app_date] => 2008-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 15 [patent_no_of_words] => 6724 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 184 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/793/07793048.pdf [firstpage_image] =>[orig_patent_app_number] => 12207445 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4712851 [patent_doc_number] => 20080301377 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-12-04 [patent_title] => 'DATA PROCESSING SYSTEM, CACHE SYSTEM AND METHOD FOR UPDATING AN INVALID COHERENCY STATE IN RESPONSE TO SNOOPING AN OPERATION' [patent_app_type] => utility [patent_app_number] => 12/190766 [patent_app_country] => US [patent_app_date] => 2008-08-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 14274 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0301/20080301377.pdf [firstpage_image] =>[orig_patent_app_number] => 12190766 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4585655 [patent_doc_number] => 07856525 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-12-21 [patent_title] => 'Content addressed storage device configured to maintain content address mapping' [patent_app_type] => utility [patent_app_number] => 12/217061 [patent_app_country] => US [patent_app_date] => 2008-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 3691 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/856/07856525.pdf [firstpage_image] =>[orig_patent_app_number] => 12217061 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4888940 [patent_doc_number] => 20080263272 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-10-23 [patent_title] => 'DATA STORAGE MANAGEMENT METHOD' [patent_app_type] => utility [patent_app_number] => 12/144742 [patent_app_country] => US [patent_app_date] => 2008-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2803 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0263/20080263272.pdf [firstpage_image] =>[orig_patent_app_number] => 12144742 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4722169 [patent_doc_number] => 20080244121 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-10-02 [patent_title] => 'METHOD AND APPARATUS FOR MEMORY COMPRESSION' [patent_app_type] => utility [patent_app_number] => 12/131904 [patent_app_country] => US [patent_app_date] => 2008-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 25 [patent_no_of_words] => 17194 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0244/20080244121.pdf [firstpage_image] =>[orig_patent_app_number] => 12131904 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4472188 [patent_doc_number] => 07937555 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-05-03 [patent_title] => 'Data processing system and computer program product to allow PCI host bridge (PHB) to handle pre-fetch read transactions on the PCI bus which access system memory through translation control entry (TCE) table' [patent_app_type] => utility [patent_app_number] => 12/105113 [patent_app_country] => US [patent_app_date] => 2008-04-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4386 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/937/07937555.pdf [firstpage_image] =>[orig_patent_app_number] => 12105113 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4678190 [patent_doc_number] => 20080215821 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-09-04 [patent_title] => 'DATA PROCESSING SYSTEM AND METHOD FOR EFFICIENT COMMUNICATION UTILIZING AN IN COHERENCY STATE' [patent_app_type] => utility [patent_app_number] => 12/103564 [patent_app_country] => US [patent_app_date] => 2008-04-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 33 [patent_figures_cnt] => 33 [patent_no_of_words] => 30802 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0215/20080215821.pdf [firstpage_image] =>[orig_patent_app_number] => 12103564 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4678184 [patent_doc_number] => 20080215815 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-09-04 [patent_title] => 'SYSTEM AND METHOD OF IMPROVING TASK SWITCHING AND PAGE TRANSLATION PERFORMANCE UTILIZING A MULTILEVEL TRANSLATION LOOKASIDE BUFFER' [patent_app_type] => utility [patent_app_number] => 12/101728 [patent_app_country] => US [patent_app_date] => 2008-04-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5248 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0215/20080215815.pdf [firstpage_image] =>[orig_patent_app_number] => 12101728 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4847553 [patent_doc_number] => 20080183961 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-07-31 [patent_title] => 'DISTRIBUTED RAID AND LOCATION INDEPENDENT CACHING SYSTEM' [patent_app_type] => utility [patent_app_number] => 12/052410 [patent_app_country] => US [patent_app_date] => 2008-03-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2344 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0183/20080183961.pdf [firstpage_image] =>[orig_patent_app_number] => 12052410 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7542846 [patent_doc_number] => 08060695 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2011-11-15 [patent_title] => 'System and method for proxying data access commands in a clustered storage system' [patent_app_type] => utility [patent_app_number] => 12/033985 [patent_app_country] => US [patent_app_date] => 2008-02-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 8325 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/060/08060695.pdf [firstpage_image] =>[orig_patent_app_number] => 12033985 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5381353 [patent_doc_number] => 20090193192 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-07-30 [patent_title] => 'Method and Process for Expediting the Return of Line Exclusivity to a Given Processor Through Enhanced Inter-node Communications' [patent_app_type] => utility [patent_app_number] => 12/021378 [patent_app_country] => US [patent_app_date] => 2008-01-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2675 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0193/20090193192.pdf [firstpage_image] =>[orig_patent_app_number] => 12021378 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7517814 [patent_doc_number] => 08041895 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-10-18 [patent_title] => 'Translation table coherency mecahanism using cache way and set index write buffers' [patent_app_type] => utility [patent_app_number] => 12/020698 [patent_app_country] => US [patent_app_date] => 2008-01-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 16124 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/041/08041895.pdf [firstpage_image] =>[orig_patent_app_number] => 12020698 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7972043 [patent_doc_number] => 07941599 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-05-10 [patent_title] => 'IT automation appliance imaging system and method' [patent_app_type] => utility [patent_app_number] => 12/021143 [patent_app_country] => US [patent_app_date] => 2008-01-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5271 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 165 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/941/07941599.pdf [firstpage_image] =>[orig_patent_app_number] => 12021143 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7557420 [patent_doc_number] => 08069329 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2011-11-29 [patent_title] => 'Internally triggered reconfiguration of programmable logic devices' [patent_app_type] => utility [patent_app_number] => 12/021202 [patent_app_country] => US [patent_app_date] => 2008-01-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4059 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/069/08069329.pdf [firstpage_image] =>[orig_patent_app_number] => 12021202 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4614058 [patent_doc_number] => 07996607 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2011-08-09 [patent_title] => 'Distributing lookup operations in a striped storage system' [patent_app_type] => utility [patent_app_number] => 12/020949 [patent_app_country] => US [patent_app_date] => 2008-01-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 10500 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 226 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/996/07996607.pdf [firstpage_image] =>[orig_patent_app_number] => 12020949 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5381338 [patent_doc_number] => 20090193177 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-07-30 [patent_title] => 'Virtual Processor Based Security For On-Chip Memory, and Applications Thereof' [patent_app_type] => utility [patent_app_number] => 12/021110 [patent_app_country] => US [patent_app_date] => 2008-01-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5778 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0193/20090193177.pdf [firstpage_image] =>[orig_patent_app_number] => 12021110 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5381376 [patent_doc_number] => 20090193215 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-07-30 [patent_title] => 'ERASING AND RESTORING FACTORY SETTINGS IN COMPUTER SYSTEMS' [patent_app_type] => utility [patent_app_number] => 12/020408 [patent_app_country] => US [patent_app_date] => 2008-01-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3202 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0193/20090193215.pdf [firstpage_image] =>[orig_patent_app_number] => 12020408 [rel_patent_id] =>[rel_patent_doc_number] =>)