
David M. Mitchell
Examiner (ID: 18472)
| Most Active Art Unit | 3106 |
| Art Unit(s) | 3104, 3612, 3102, 3106 |
| Total Applications | 820 |
| Issued Applications | 743 |
| Pending Applications | 2 |
| Abandoned Applications | 75 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 258119
[patent_doc_number] => 07577807
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-08-18
[patent_title] => 'Methods and devices for restoring a portion of a data store'
[patent_app_type] => utility
[patent_app_number] => 10/924652
[patent_app_country] => US
[patent_app_date] => 2004-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 47
[patent_figures_cnt] => 52
[patent_no_of_words] => 63574
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 207
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/577/07577807.pdf
[firstpage_image] =>[orig_patent_app_number] => 10924652
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/924652 | Methods and devices for restoring a portion of a data store | Aug 23, 2004 | Issued |
Array
(
[id] => 5592328
[patent_doc_number] => 20060041781
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-02-23
[patent_title] => 'Bounding defective regions of a tape storage medium'
[patent_app_type] => utility
[patent_app_number] => 10/923443
[patent_app_country] => US
[patent_app_date] => 2004-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5604
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0041/20060041781.pdf
[firstpage_image] =>[orig_patent_app_number] => 10923443
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/923443 | Bounding defective regions of a tape storage medium | Aug 19, 2004 | Issued |
Array
(
[id] => 6979592
[patent_doc_number] => 20050289310
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-29
[patent_title] => 'Volume providing system and method'
[patent_app_type] => utility
[patent_app_number] => 10/920974
[patent_app_country] => US
[patent_app_date] => 2004-08-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 17962
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0289/20050289310.pdf
[firstpage_image] =>[orig_patent_app_number] => 10920974
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/920974 | Volume providing system and method | Aug 17, 2004 | Issued |
Array
(
[id] => 5896415
[patent_doc_number] => 20060004954
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-01-05
[patent_title] => 'System and method for refreshing random access memory cells'
[patent_app_type] => utility
[patent_app_number] => 10/880581
[patent_app_country] => US
[patent_app_date] => 2004-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3082
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0004/20060004954.pdf
[firstpage_image] =>[orig_patent_app_number] => 10880581
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/880581 | System and method for refreshing random access memory cells | Jun 30, 2004 | Issued |
Array
(
[id] => 5896438
[patent_doc_number] => 20060004977
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-01-05
[patent_title] => 'Autonomically tuning the virtual memory subsystem of a computer operating system'
[patent_app_type] => utility
[patent_app_number] => 10/881508
[patent_app_country] => US
[patent_app_date] => 2004-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4025
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0004/20060004977.pdf
[firstpage_image] =>[orig_patent_app_number] => 10881508
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/881508 | Autonomically tuning the virtual memory subsystem of a computer operating system | Jun 29, 2004 | Abandoned |
Array
(
[id] => 5896661
[patent_doc_number] => 20060005200
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-01-05
[patent_title] => 'Systems and methods for running a legacy 32-bit x86 virtual machine on a 64-bit x86 processor'
[patent_app_type] => utility
[patent_app_number] => 10/883496
[patent_app_country] => US
[patent_app_date] => 2004-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6033
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0005/20060005200.pdf
[firstpage_image] =>[orig_patent_app_number] => 10883496
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/883496 | Systems and methods for running a legacy 32-bit x86 virtual machine on a 64-bit x86 processor | Jun 29, 2004 | Issued |
Array
(
[id] => 5896426
[patent_doc_number] => 20060004965
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-01-05
[patent_title] => 'Direct processor cache access within a system having a coherent multi-processor protocol'
[patent_app_type] => utility
[patent_app_number] => 10/883363
[patent_app_country] => US
[patent_app_date] => 2004-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3407
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0004/20060004965.pdf
[firstpage_image] =>[orig_patent_app_number] => 10883363
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/883363 | Direct processor cache access within a system having a coherent multi-processor protocol | Jun 29, 2004 | Abandoned |
Array
(
[id] => 852042
[patent_doc_number] => 07383399
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-06-03
[patent_title] => 'Method and apparatus for memory compression'
[patent_app_type] => utility
[patent_app_number] => 10/883474
[patent_app_country] => US
[patent_app_date] => 2004-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 37
[patent_no_of_words] => 17128
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 266
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/383/07383399.pdf
[firstpage_image] =>[orig_patent_app_number] => 10883474
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/883474 | Method and apparatus for memory compression | Jun 29, 2004 | Issued |
Array
(
[id] => 444335
[patent_doc_number] => 07260691
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-08-21
[patent_title] => 'Apparatus and method for initialization of a double-sided DIMM having at least one pair of mirrored pins'
[patent_app_type] => utility
[patent_app_number] => 10/881452
[patent_app_country] => US
[patent_app_date] => 2004-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 4793
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/260/07260691.pdf
[firstpage_image] =>[orig_patent_app_number] => 10881452
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/881452 | Apparatus and method for initialization of a double-sided DIMM having at least one pair of mirrored pins | Jun 29, 2004 | Issued |
Array
(
[id] => 7021499
[patent_doc_number] => 20050223171
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-10-06
[patent_title] => 'Storage control system'
[patent_app_type] => utility
[patent_app_number] => 10/859176
[patent_app_country] => US
[patent_app_date] => 2004-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 10472
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0223/20050223171.pdf
[firstpage_image] =>[orig_patent_app_number] => 10859176
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/859176 | Storage control system | Jun 2, 2004 | Issued |
Array
(
[id] => 472867
[patent_doc_number] => 07234038
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2007-06-19
[patent_title] => 'Page mapping cookies'
[patent_app_type] => utility
[patent_app_number] => 10/857149
[patent_app_country] => US
[patent_app_date] => 2004-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4994
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 254
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/234/07234038.pdf
[firstpage_image] =>[orig_patent_app_number] => 10857149
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/857149 | Page mapping cookies | May 27, 2004 | Issued |
Array
(
[id] => 7160107
[patent_doc_number] => 20050027924
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-02-03
[patent_title] => 'Method for fast verification of sector addresses'
[patent_app_type] => utility
[patent_app_number] => 10/857255
[patent_app_country] => US
[patent_app_date] => 2004-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2201
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0027/20050027924.pdf
[firstpage_image] =>[orig_patent_app_number] => 10857255
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/857255 | Method for fast verification of sector addresses | May 27, 2004 | Issued |
Array
(
[id] => 5774029
[patent_doc_number] => 20050268053
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-01
[patent_title] => 'Architecture for a scalable heap analysis tool'
[patent_app_type] => utility
[patent_app_number] => 10/857554
[patent_app_country] => US
[patent_app_date] => 2004-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6399
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0268/20050268053.pdf
[firstpage_image] =>[orig_patent_app_number] => 10857554
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/857554 | Architecture for a scalable heap analysis tool | May 27, 2004 | Issued |
Array
(
[id] => 6973782
[patent_doc_number] => 20050038954
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-02-17
[patent_title] => 'Storage drive having universal format across media types'
[patent_app_type] => utility
[patent_app_number] => 10/856970
[patent_app_country] => US
[patent_app_date] => 2004-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3984
[patent_no_of_claims] => 74
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0038/20050038954.pdf
[firstpage_image] =>[orig_patent_app_number] => 10856970
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/856970 | Storage drive having universal format across media types | May 27, 2004 | Abandoned |
Array
(
[id] => 5774020
[patent_doc_number] => 20050268046
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-01
[patent_title] => 'Compressed cache lines incorporating embedded prefetch history data'
[patent_app_type] => utility
[patent_app_number] => 10/857745
[patent_app_country] => US
[patent_app_date] => 2004-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6050
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0268/20050268046.pdf
[firstpage_image] =>[orig_patent_app_number] => 10857745
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/857745 | Compressed cache lines incorporating embedded prefetch history data | May 27, 2004 | Issued |
Array
(
[id] => 7140578
[patent_doc_number] => 20050182888
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-08-18
[patent_title] => 'Disk array apparatus and disk array apparatus control method'
[patent_app_type] => utility
[patent_app_number] => 10/821888
[patent_app_country] => US
[patent_app_date] => 2004-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 12509
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0182/20050182888.pdf
[firstpage_image] =>[orig_patent_app_number] => 10821888
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/821888 | Disk array apparatus and disk array apparatus control method | Apr 11, 2004 | Issued |
Array
(
[id] => 897874
[patent_doc_number] => 07346735
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-03-18
[patent_title] => 'Virtualized load buffers'
[patent_app_type] => utility
[patent_app_number] => 10/821549
[patent_app_country] => US
[patent_app_date] => 2004-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3339
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/346/07346735.pdf
[firstpage_image] =>[orig_patent_app_number] => 10821549
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/821549 | Virtualized load buffers | Apr 7, 2004 | Issued |
Array
(
[id] => 7521000
[patent_doc_number] => 07975108
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2011-07-05
[patent_title] => 'Request tracking data prefetcher apparatus'
[patent_app_type] => utility
[patent_app_number] => 10/810196
[patent_app_country] => US
[patent_app_date] => 2004-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 3794
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/975/07975108.pdf
[firstpage_image] =>[orig_patent_app_number] => 10810196
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/810196 | Request tracking data prefetcher apparatus | Mar 24, 2004 | Issued |
Array
(
[id] => 877476
[patent_doc_number] => 07363432
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-04-22
[patent_title] => 'Method and apparatus for directory-based coherence with distributed directory management'
[patent_app_type] => utility
[patent_app_number] => 10/809581
[patent_app_country] => US
[patent_app_date] => 2004-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 20
[patent_no_of_words] => 10207
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 288
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/363/07363432.pdf
[firstpage_image] =>[orig_patent_app_number] => 10809581
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/809581 | Method and apparatus for directory-based coherence with distributed directory management | Mar 24, 2004 | Issued |
Array
(
[id] => 864036
[patent_doc_number] => 07373479
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-05-13
[patent_title] => 'Method to allow PCI host bridge (PHB) to handle pre-fetch read transactions on the PCI bus which access system memory through translation control entry (TCE) table'
[patent_app_type] => utility
[patent_app_number] => 10/809594
[patent_app_country] => US
[patent_app_date] => 2004-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4368
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/373/07373479.pdf
[firstpage_image] =>[orig_patent_app_number] => 10809594
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/809594 | Method to allow PCI host bridge (PHB) to handle pre-fetch read transactions on the PCI bus which access system memory through translation control entry (TCE) table | Mar 24, 2004 | Issued |