David M. Mitchell

Array ( [id] => 922535 [patent_doc_number] => 07321956 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-01-22 [patent_title] => 'Method and apparatus for directory-based coherence with distributed directory management utilizing prefetch caches' [patent_app_type] => utility [patent_app_number] => 10/809579 [patent_app_country] => US [patent_app_date] => 2004-03-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 20 [patent_no_of_words] => 10240 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 339 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/321/07321956.pdf [firstpage_image] =>[orig_patent_app_number] => 10809579 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6962141 [patent_doc_number] => 20050216657 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-29 [patent_title] => 'Data redundancy in individual hard drives' [patent_app_type] => utility [patent_app_number] => 10/809589 [patent_app_country] => US [patent_app_date] => 2004-03-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3615 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0216/20050216657.pdf [firstpage_image] =>[orig_patent_app_number] => 10809589 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 662961 [patent_doc_number] => 07107424 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-09-12 [patent_title] => 'Memory read strobe pulse optimization training system' [patent_app_type] => utility [patent_app_number] => 10/809733 [patent_app_country] => US [patent_app_date] => 2004-03-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 7 [patent_no_of_words] => 4475 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 228 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/107/07107424.pdf [firstpage_image] =>[orig_patent_app_number] => 10809733 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 107677 [patent_doc_number] => 07725667 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-05-25 [patent_title] => 'Method for identifying the time at which data was written to a data store' [patent_app_type] => utility [patent_app_number] => 10/799428 [patent_app_country] => US [patent_app_date] => 2004-03-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 13 [patent_no_of_words] => 20993 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 53 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/725/07725667.pdf [firstpage_image] =>[orig_patent_app_number] => 10799428 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6999043 [patent_doc_number] => 20050138012 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-06-23 [patent_title] => 'Meta-data storage and access techniques' [patent_app_type] => utility [patent_app_number] => 10/793399 [patent_app_country] => US [patent_app_date] => 2004-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3227 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0138/20050138012.pdf [firstpage_image] =>[orig_patent_app_number] => 10793399 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7442892 [patent_doc_number] => 20040210726 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-10-21 [patent_title] => 'Computer system' [patent_app_type] => new [patent_app_number] => 10/788452 [patent_app_country] => US [patent_app_date] => 2004-03-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 9208 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0210/20040210726.pdf [firstpage_image] =>[orig_patent_app_number] => 10788452 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7260422 [patent_doc_number] => 20050076261 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-04-07 [patent_title] => 'Method and system for obtaining data stored in a data store' [patent_app_type] => utility [patent_app_number] => 10/778436 [patent_app_country] => US [patent_app_date] => 2004-02-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 20823 [patent_no_of_claims] => 42 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0076/20050076261.pdf [firstpage_image] =>[orig_patent_app_number] => 10778436 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7006786 [patent_doc_number] => 20050172099 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-08-04 [patent_title] => 'Method and apparatus for memory management in a multi-processor computer system' [patent_app_type] => utility [patent_app_number] => 10/769586 [patent_app_country] => US [patent_app_date] => 2004-01-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 8067 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0172/20050172099.pdf [firstpage_image] =>[orig_patent_app_number] => 10769586 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4626745 [patent_doc_number] => 08006056 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-08-23 [patent_title] => 'Storage system including capability to move a virtual storage device group without moving data' [patent_app_type] => utility [patent_app_number] => 10/769659 [patent_app_country] => US [patent_app_date] => 2004-01-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 7709 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 160 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/006/08006056.pdf [firstpage_image] =>[orig_patent_app_number] => 10769659 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 610751 [patent_doc_number] => 07152138 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-12-19 [patent_title] => 'System on a chip having a non-volatile imperfect memory' [patent_app_type] => utility [patent_app_number] => 10/769692 [patent_app_country] => US [patent_app_date] => 2004-01-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3202 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 210 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/152/07152138.pdf [firstpage_image] =>[orig_patent_app_number] => 10769692 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 633359 [patent_doc_number] => 07133993 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-11-07 [patent_title] => 'Inferring size of a processor memory address based on pointer usage' [patent_app_type] => utility [patent_app_number] => 10/753051 [patent_app_country] => US [patent_app_date] => 2004-01-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5906 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/133/07133993.pdf [firstpage_image] =>[orig_patent_app_number] => 10753051 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 582052 [patent_doc_number] => 07162591 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2007-01-09 [patent_title] => 'Processor memory having a dedicated port' [patent_app_type] => utility [patent_app_number] => 10/753052 [patent_app_country] => US [patent_app_date] => 2004-01-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5836 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/162/07162591.pdf [firstpage_image] =>[orig_patent_app_number] => 10753052 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 774136 [patent_doc_number] => 07007144 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-02-28 [patent_title] => 'Method, apparatus, and computer readable medium for managing back-up' [patent_app_type] => utility [patent_app_number] => 10/743737 [patent_app_country] => US [patent_app_date] => 2003-12-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 14 [patent_no_of_words] => 6584 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 237 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/007/07007144.pdf [firstpage_image] =>[orig_patent_app_number] => 10743737 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 548453 [patent_doc_number] => 07185147 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-02-27 [patent_title] => 'Striping across multiple cache lines to prevent false sharing' [patent_app_type] => utility [patent_app_number] => 10/735113 [patent_app_country] => US [patent_app_date] => 2003-12-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3941 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/185/07185147.pdf [firstpage_image] =>[orig_patent_app_number] => 10735113 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7100352 [patent_doc_number] => 20050132178 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-06-16 [patent_title] => 'Removable flash backup for storage controllers' [patent_app_type] => utility [patent_app_number] => 10/735160 [patent_app_country] => US [patent_app_date] => 2003-12-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3071 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0132/20050132178.pdf [firstpage_image] =>[orig_patent_app_number] => 10735160 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 856248 [patent_doc_number] => 07380086 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-05-27 [patent_title] => 'Scalable runtime system for global address space languages on shared and distributed memory machines' [patent_app_type] => utility [patent_app_number] => 10/734690 [patent_app_country] => US [patent_app_date] => 2003-12-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3766 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/380/07380086.pdf [firstpage_image] =>[orig_patent_app_number] => 10734690 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7259842 [patent_doc_number] => 20050076157 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-04-07 [patent_title] => 'Storage system' [patent_app_type] => utility [patent_app_number] => 10/735155 [patent_app_country] => US [patent_app_date] => 2003-12-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 30 [patent_no_of_words] => 12295 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0076/20050076157.pdf [firstpage_image] =>[orig_patent_app_number] => 10735155 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5592258 [patent_doc_number] => 20060041711 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-02-23 [patent_title] => 'Memory module, memory system, and information device' [patent_app_type] => utility [patent_app_number] => 10/536460 [patent_app_country] => US [patent_app_date] => 2003-11-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 33 [patent_figures_cnt] => 33 [patent_no_of_words] => 21335 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0041/20060041711.pdf [firstpage_image] =>[orig_patent_app_number] => 10536460 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7293391 [patent_doc_number] => 20040111561 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-06-10 [patent_title] => 'System and method for managing a cache memory' [patent_app_type] => new [patent_app_number] => 10/724470 [patent_app_country] => US [patent_app_date] => 2003-11-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 8334 [patent_no_of_claims] => 49 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0111/20040111561.pdf [firstpage_image] =>[orig_patent_app_number] => 10724470 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 562111 [patent_doc_number] => 07165143 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-01-16 [patent_title] => 'System and method for manipulating cache data' [patent_app_type] => utility [patent_app_number] => 10/733896 [patent_app_country] => US [patent_app_date] => 2003-11-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 8279 [patent_no_of_claims] => 44 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/165/07165143.pdf [firstpage_image] =>[orig_patent_app_number] => 10733896 [rel_patent_id] =>[rel_patent_doc_number] =>)