
David M. Naff
Examiner (ID: 17107)
| Most Active Art Unit | 1651 |
| Art Unit(s) | 1802, 1651, 1207, 1302, 1657, 1643, 1808, 1208, 1803, 2899 |
| Total Applications | 2218 |
| Issued Applications | 1396 |
| Pending Applications | 143 |
| Abandoned Applications | 679 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19679391
[patent_doc_number] => 12191264
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-07
[patent_title] => Thermal performance improvement and stress reduction in semiconductor device modules
[patent_app_type] => utility
[patent_app_number] => 17/658118
[patent_app_country] => US
[patent_app_date] => 2022-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 16
[patent_no_of_words] => 8763
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17658118
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/658118 | Thermal performance improvement and stress reduction in semiconductor device modules | Apr 5, 2022 | Issued |
Array
(
[id] => 17933242
[patent_doc_number] => 20220328368
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-13
[patent_title] => POWER SEMICONDUCTOR MODULE ARRANGEMENT AND HOUSING FOR A POWER SEMICONDUCTOR MODULE ARRANGEMENT
[patent_app_type] => utility
[patent_app_number] => 17/714625
[patent_app_country] => US
[patent_app_date] => 2022-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5337
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17714625
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/714625 | Power semiconductor module arrangement and housing for a power semiconductor module arrangement | Apr 5, 2022 | Issued |
Array
(
[id] => 18680126
[patent_doc_number] => 20230317784
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-05
[patent_title] => SEMICONDUCTOR STRUCTURE AND METHOD FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/709583
[patent_app_country] => US
[patent_app_date] => 2022-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14153
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17709583
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/709583 | Semiconductor structure and method for forming the same | Mar 30, 2022 | Issued |
Array
(
[id] => 17738093
[patent_doc_number] => 20220223555
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-14
[patent_title] => SEMICONDUCTOR STACK AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/709856
[patent_app_country] => US
[patent_app_date] => 2022-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7566
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17709856
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/709856 | Semiconductor stack and method for manufacturing the same | Mar 30, 2022 | Issued |
Array
(
[id] => 19741232
[patent_doc_number] => 12218077
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-02-04
[patent_title] => Semiconductor device package
[patent_app_type] => utility
[patent_app_number] => 17/705216
[patent_app_country] => US
[patent_app_date] => 2022-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 9190
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17705216
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/705216 | Semiconductor device package | Mar 24, 2022 | Issued |
Array
(
[id] => 17723453
[patent_doc_number] => 20220216175
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-07
[patent_title] => SYSTEMS AND PROCESSES FOR INCREASING SEMICONDUCTOR DEVICE RELIABILITY
[patent_app_type] => utility
[patent_app_number] => 17/702868
[patent_app_country] => US
[patent_app_date] => 2022-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10846
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 204
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17702868
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/702868 | Systems and processes for increasing semiconductor device reliability | Mar 23, 2022 | Issued |
Array
(
[id] => 19285726
[patent_doc_number] => 20240222203
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-04
[patent_title] => METHOD FOR TRIMMING THE LIGHT SENSITIVITY OF A PHOTOTRANSISTOR
[patent_app_type] => utility
[patent_app_number] => 18/557843
[patent_app_country] => US
[patent_app_date] => 2022-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3025
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18557843
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/557843 | METHOD FOR TRIMMING THE LIGHT SENSITIVITY OF A PHOTOTRANSISTOR | Mar 17, 2022 | Pending |
Array
(
[id] => 17708615
[patent_doc_number] => 20220208623
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-30
[patent_title] => SEMICONDUCTOR DEVICE PACKAGE AND A METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/695757
[patent_app_country] => US
[patent_app_date] => 2022-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11298
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 37
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17695757
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/695757 | Semiconductor device package and a method of manufacturing the same | Mar 14, 2022 | Issued |
Array
(
[id] => 20346447
[patent_doc_number] => 12470183
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-11-11
[patent_title] => Power amplifier modules, systems, and substrates containing field trapper structures
[patent_app_type] => utility
[patent_app_number] => 17/694142
[patent_app_country] => US
[patent_app_date] => 2022-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 10184
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17694142
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/694142 | Power amplifier modules, systems, and substrates containing field trapper structures | Mar 13, 2022 | Issued |
Array
(
[id] => 19161155
[patent_doc_number] => 20240153862
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-09
[patent_title] => DOUBLE-SIDE COOLED POWER MODULES WITH SINTERED-SILVER INTERPOSERS
[patent_app_type] => utility
[patent_app_number] => 18/549443
[patent_app_country] => US
[patent_app_date] => 2022-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7517
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18549443
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/549443 | DOUBLE-SIDE COOLED POWER MODULES WITH SINTERED-SILVER INTERPOSERS | Mar 10, 2022 | Pending |
Array
(
[id] => 20111603
[patent_doc_number] => 12362339
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-15
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/654276
[patent_app_country] => US
[patent_app_date] => 2022-03-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 8648
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 242
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17654276
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/654276 | Semiconductor device | Mar 9, 2022 | Issued |
Array
(
[id] => 18269029
[patent_doc_number] => 20230090271
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-23
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/691015
[patent_app_country] => US
[patent_app_date] => 2022-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19276
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17691015
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/691015 | Semiconductor device | Mar 8, 2022 | Issued |
Array
(
[id] => 18267586
[patent_doc_number] => 20230088828
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-23
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/653509
[patent_app_country] => US
[patent_app_date] => 2022-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5730
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17653509
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/653509 | Semiconductor device | Mar 3, 2022 | Issued |
Array
(
[id] => 17855135
[patent_doc_number] => 20220285178
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-08
[patent_title] => Method and Device for Producing a Housing
[patent_app_type] => utility
[patent_app_number] => 17/685870
[patent_app_country] => US
[patent_app_date] => 2022-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3810
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17685870
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/685870 | Method and device for producing a housing | Mar 2, 2022 | Issued |
Array
(
[id] => 17765142
[patent_doc_number] => 20220238755
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-28
[patent_title] => MICRON-SIZED LIGHT EMITTING DIODE DESIGNS
[patent_app_type] => utility
[patent_app_number] => 17/681192
[patent_app_country] => US
[patent_app_date] => 2022-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10087
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17681192
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/681192 | MICRON-SIZED LIGHT EMITTING DIODE DESIGNS | Feb 24, 2022 | Abandoned |
Array
(
[id] => 18586015
[patent_doc_number] => 20230268280
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-24
[patent_title] => UNIVERSAL INTERPOSER FOR A SEMICONDUCTOR PACKAGE
[patent_app_type] => utility
[patent_app_number] => 17/677899
[patent_app_country] => US
[patent_app_date] => 2022-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5715
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 258
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17677899
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/677899 | Universal interposer for a semiconductor package | Feb 21, 2022 | Issued |
Array
(
[id] => 19308861
[patent_doc_number] => 20240237444
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-11
[patent_title] => Display Panel and Display Device
[patent_app_type] => utility
[patent_app_number] => 18/557808
[patent_app_country] => US
[patent_app_date] => 2022-02-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14208
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18557808
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/557808 | Display Panel and Display Device | Feb 17, 2022 | Pending |
Array
(
[id] => 18241592
[patent_doc_number] => 20230073903
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-09
[patent_title] => SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/673826
[patent_app_country] => US
[patent_app_date] => 2022-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5000
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17673826
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/673826 | Semiconductor memory device and method for forming the same | Feb 16, 2022 | Issued |
Array
(
[id] => 18578988
[patent_doc_number] => 11735528
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-22
[patent_title] => Semiconductor memory stacks connected to processing units and associated systems and methods
[patent_app_type] => utility
[patent_app_number] => 17/588694
[patent_app_country] => US
[patent_app_date] => 2022-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5907
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17588694
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/588694 | Semiconductor memory stacks connected to processing units and associated systems and methods | Jan 30, 2022 | Issued |
Array
(
[id] => 18540824
[patent_doc_number] => 20230245935
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-03
[patent_title] => CANTILEVERED DIES IN CERAMIC PACKAGES
[patent_app_type] => utility
[patent_app_number] => 17/589405
[patent_app_country] => US
[patent_app_date] => 2022-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5108
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17589405
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/589405 | Cantilevered dies in ceramic packages | Jan 30, 2022 | Issued |