David M. Ostrowski

Array ( [id] => 3776374 [patent_doc_number] => 05773895 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-30 [patent_title] => 'Anchor provisions to prevent mold delamination in an overmolded plastic array package' [patent_app_type] => 1 [patent_app_number] => 8/627058 [patent_app_country] => US [patent_app_date] => 1996-04-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 1354 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/773/05773895.pdf [firstpage_image] =>[orig_patent_app_number] => 627058 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3791161 [patent_doc_number] => 05736786 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-04-07 [patent_title] => 'Power module with silicon dice oriented for improved reliability' [patent_app_type] => 1 [patent_app_number] => 8/625826 [patent_app_country] => US [patent_app_date] => 1996-04-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 2287 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/736/05736786.pdf [firstpage_image] =>[orig_patent_app_number] => 625826 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3862209 [patent_doc_number] => 05705856 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-01-06 [patent_title] => 'Semiconductor device' [patent_app_type] => 1 [patent_app_number] => 8/623990 [patent_app_country] => US [patent_app_date] => 1996-03-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 2165 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/705/05705856.pdf [firstpage_image] =>[orig_patent_app_number] => 623990 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3692434 [patent_doc_number] => 05691566 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-11-25 [patent_title] => 'Tapered three-wire line vertical connections' [patent_app_type] => 1 [patent_app_number] => 8/621670 [patent_app_country] => US [patent_app_date] => 1996-03-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 8 [patent_no_of_words] => 2073 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/691/05691566.pdf [firstpage_image] =>[orig_patent_app_number] => 621670 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3702477 [patent_doc_number] => 05677576 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-10-14 [patent_title] => 'Chip sized semiconductor device' [patent_app_type] => 1 [patent_app_number] => 8/618807 [patent_app_country] => US [patent_app_date] => 1996-03-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 3443 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 182 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/677/05677576.pdf [firstpage_image] =>[orig_patent_app_number] => 618807 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3750885 [patent_doc_number] => 05717250 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-02-10 [patent_title] => 'Sputter and CVD deposited titanium nitride barrier layer between a platinum layer and a polysilicon plug' [patent_app_type] => 1 [patent_app_number] => 8/614798 [patent_app_country] => US [patent_app_date] => 1996-03-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2228 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/717/05717250.pdf [firstpage_image] =>[orig_patent_app_number] => 614798 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3836034 [patent_doc_number] => 05739587 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-04-14 [patent_title] => 'Semiconductor device having a multi-latered wiring structure' [patent_app_type] => 1 [patent_app_number] => 8/603166 [patent_app_country] => US [patent_app_date] => 1996-02-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 35 [patent_no_of_words] => 4087 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/739/05739587.pdf [firstpage_image] =>[orig_patent_app_number] => 603166 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3879509 [patent_doc_number] => 05763950 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-09 [patent_title] => 'Semiconductor element cooling apparatus' [patent_app_type] => 1 [patent_app_number] => 8/598331 [patent_app_country] => US [patent_app_date] => 1996-02-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 59 [patent_no_of_words] => 12592 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 170 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/763/05763950.pdf [firstpage_image] =>[orig_patent_app_number] => 598331 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3834776 [patent_doc_number] => 05760465 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-02 [patent_title] => 'Electronic package with strain relief means' [patent_app_type] => 1 [patent_app_number] => 8/595108 [patent_app_country] => US [patent_app_date] => 1996-02-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 5671 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 209 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/760/05760465.pdf [firstpage_image] =>[orig_patent_app_number] => 595108 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3733056 [patent_doc_number] => 05703405 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-12-30 [patent_title] => 'Integrated circuit chip formed from processing two opposing surfaces of a wafer' [patent_app_type] => 1 [patent_app_number] => 8/591194 [patent_app_country] => US [patent_app_date] => 1996-01-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 4079 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/703/05703405.pdf [firstpage_image] =>[orig_patent_app_number] => 591194 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3864988 [patent_doc_number] => 05793100 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-11 [patent_title] => 'Lead frame for semiconductor device' [patent_app_type] => 1 [patent_app_number] => 8/584124 [patent_app_country] => US [patent_app_date] => 1996-01-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 31 [patent_figures_cnt] => 46 [patent_no_of_words] => 10068 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 12 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/793/05793100.pdf [firstpage_image] =>[orig_patent_app_number] => 584124 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3626716 [patent_doc_number] => 05594274 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-01-14 [patent_title] => 'Lead frame for use in a semiconductor device and method of manufacturing the semiconductor device using the same' [patent_app_type] => 1 [patent_app_number] => 8/587825 [patent_app_country] => US [patent_app_date] => 1996-01-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 3515 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 293 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/594/05594274.pdf [firstpage_image] =>[orig_patent_app_number] => 587825 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3727842 [patent_doc_number] => 05682063 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-10-28 [patent_title] => 'Substrate for semiconductor device' [patent_app_type] => 1 [patent_app_number] => 8/583542 [patent_app_country] => US [patent_app_date] => 1996-01-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 4 [patent_no_of_words] => 4734 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/682/05682063.pdf [firstpage_image] =>[orig_patent_app_number] => 583542 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3837347 [patent_doc_number] => 05814891 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-29 [patent_title] => 'Flip-chip connecting type semiconductor device' [patent_app_type] => 1 [patent_app_number] => 8/582580 [patent_app_country] => US [patent_app_date] => 1996-01-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 4060 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/814/05814891.pdf [firstpage_image] =>[orig_patent_app_number] => 582580 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3733197 [patent_doc_number] => 05670825 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-09-23 [patent_title] => 'Integrated circuit package with internally readable permanent identification of device characteristics' [patent_app_type] => 1 [patent_app_number] => 8/580750 [patent_app_country] => US [patent_app_date] => 1995-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 2677 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 62 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/670/05670825.pdf [firstpage_image] =>[orig_patent_app_number] => 580750 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3624667 [patent_doc_number] => 05614759 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-03-25 [patent_title] => 'Automated assembly of semiconductor devices using a pair of lead frames' [patent_app_type] => 1 [patent_app_number] => 8/579232 [patent_app_country] => US [patent_app_date] => 1995-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 13 [patent_no_of_words] => 3214 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/614/05614759.pdf [firstpage_image] =>[orig_patent_app_number] => 579232 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3820954 [patent_doc_number] => 05789810 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-04 [patent_title] => 'Semiconductor cap' [patent_app_type] => 1 [patent_app_number] => 8/576104 [patent_app_country] => US [patent_app_date] => 1995-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2157 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/789/05789810.pdf [firstpage_image] =>[orig_patent_app_number] => 576104 [rel_patent_id] =>[rel_patent_doc_number] =>)