
David Nhu
Examiner (ID: 12263, Phone: (571)272-1792 , Office: P/2817 )
| Most Active Art Unit | 2818 |
| Art Unit(s) | 2895, 2818, 2817 |
| Total Applications | 2355 |
| Issued Applications | 2255 |
| Pending Applications | 12 |
| Abandoned Applications | 91 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9262761
[patent_doc_number] => 20130344690
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-12-26
[patent_title] => 'METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/600958
[patent_app_country] => US
[patent_app_date] => 2012-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6960
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13600958
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/600958 | METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE | Aug 30, 2012 | Abandoned |
Array
(
[id] => 9762216
[patent_doc_number] => 08846538
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-09-30
[patent_title] => 'Passive elements, articles, packages, semiconductor composites, and methods of manufacturing same'
[patent_app_type] => utility
[patent_app_number] => 13/560915
[patent_app_country] => US
[patent_app_date] => 2012-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 28
[patent_no_of_words] => 7250
[patent_no_of_claims] => 46
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 33
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13560915
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/560915 | Passive elements, articles, packages, semiconductor composites, and methods of manufacturing same | Jul 26, 2012 | Issued |
Array
(
[id] => 8499703
[patent_doc_number] => 20120299111
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-29
[patent_title] => 'ELECTRONIC DEVICES AND SYSTEMS, AND METHODS FOR MAKING AND USING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/553593
[patent_app_country] => US
[patent_app_date] => 2012-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 77
[patent_figures_cnt] => 77
[patent_no_of_words] => 27893
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13553593
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/553593 | Electronic devices and systems, and methods for making and using the same | Jul 18, 2012 | Issued |
Array
(
[id] => 10390364
[patent_doc_number] => 20150275371
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-10-01
[patent_title] => 'VAPOR DEPOSITION APPARATUS AND METHOD ASSOCIATED'
[patent_app_type] => utility
[patent_app_number] => 14/375821
[patent_app_country] => US
[patent_app_date] => 2012-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 14173
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14375821
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/375821 | Vapor deposition apparatus and method associated | Jul 10, 2012 | Issued |
Array
(
[id] => 8462514
[patent_doc_number] => 20120267682
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-10-25
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/533947
[patent_app_country] => US
[patent_app_date] => 2012-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 41
[patent_figures_cnt] => 41
[patent_no_of_words] => 9549
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13533947
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/533947 | Semiconductor device | Jun 25, 2012 | Issued |
Array
(
[id] => 8884199
[patent_doc_number] => 20130157383
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-20
[patent_title] => 'METHOD FOR FABRICATING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/529133
[patent_app_country] => US
[patent_app_date] => 2012-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2580
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13529133
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/529133 | Method for fabricating semiconductor device | Jun 20, 2012 | Issued |
Array
(
[id] => 9552116
[patent_doc_number] => 08759164
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-06-24
[patent_title] => 'Method for manufacturing integral imaging device'
[patent_app_type] => utility
[patent_app_number] => 13/527910
[patent_app_country] => US
[patent_app_date] => 2012-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 980
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13527910
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/527910 | Method for manufacturing integral imaging device | Jun 19, 2012 | Issued |
Array
(
[id] => 8426752
[patent_doc_number] => 20120248627
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-10-04
[patent_title] => 'HEAT CONDUCTION FOR CHIP STACKS AND 3-D CIRCUITS'
[patent_app_type] => utility
[patent_app_number] => 13/525523
[patent_app_country] => US
[patent_app_date] => 2012-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4830
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13525523
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/525523 | HEAT CONDUCTION FOR CHIP STACKS AND 3-D CIRCUITS | Jun 17, 2012 | Abandoned |
Array
(
[id] => 8697405
[patent_doc_number] => 20130059414
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-03-07
[patent_title] => 'COMPOSITIONS USED IN FORMATION OF OXIDE MATERIAL LAYERS, METHODS OF FORMING AN OXIDE MATERIAL LAYER USING THE SAME, AND METHODS OF FABRICATING A THIN FILM TRANSISTOR USING SAME'
[patent_app_type] => utility
[patent_app_number] => 13/523978
[patent_app_country] => US
[patent_app_date] => 2012-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6156
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13523978
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/523978 | Compositions used in formation of oxide material layers, methods of forming an oxide material layer using the same, and methods of fabricating a thin film transistor using same | Jun 14, 2012 | Issued |
Array
(
[id] => 10897960
[patent_doc_number] => 08921174
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-12-30
[patent_title] => 'Method for fabricating complementary tunneling field effect transistor based on standard CMOS IC process'
[patent_app_type] => utility
[patent_app_number] => 13/884095
[patent_app_country] => US
[patent_app_date] => 2012-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 2677
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 358
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13884095
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/884095 | Method for fabricating complementary tunneling field effect transistor based on standard CMOS IC process | Jun 13, 2012 | Issued |
Array
(
[id] => 9059827
[patent_doc_number] => 08546262
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-10-01
[patent_title] => 'Solid-state image pickup device, method of manufacturing the same and electronic apparatus'
[patent_app_type] => utility
[patent_app_number] => 13/523417
[patent_app_country] => US
[patent_app_date] => 2012-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 21
[patent_no_of_words] => 7021
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13523417
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/523417 | Solid-state image pickup device, method of manufacturing the same and electronic apparatus | Jun 13, 2012 | Issued |
Array
(
[id] => 9178401
[patent_doc_number] => 20130320386
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-12-05
[patent_title] => 'METHODS OF SEPARATING SOLID STATE TRANSDUCERS FROM SUBSTRATES AND ASSOCIATED DEVICES AND SYSTEMS'
[patent_app_type] => utility
[patent_app_number] => 13/482856
[patent_app_country] => US
[patent_app_date] => 2012-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 4721
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13482856
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/482856 | Methods of separating solid state transducers from substrates and associated devices and systems | May 28, 2012 | Issued |
Array
(
[id] => 9455142
[patent_doc_number] => 08716149
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-05-06
[patent_title] => 'Methods for fabricating integrated circuits having improved spacers'
[patent_app_type] => utility
[patent_app_number] => 13/482871
[patent_app_country] => US
[patent_app_date] => 2012-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 2791
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13482871
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/482871 | Methods for fabricating integrated circuits having improved spacers | May 28, 2012 | Issued |
Array
(
[id] => 9094412
[patent_doc_number] => 20130273723
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-17
[patent_title] => 'GRAPHENE LAYER FORMATION AT LOW SUBSTRATE TEMPERATURE ON A METAL AND CARBON BASED SUBSTRATE'
[patent_app_type] => utility
[patent_app_number] => 13/481110
[patent_app_country] => US
[patent_app_date] => 2012-05-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 6046
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13481110
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/481110 | Graphene layer formation at low substrate temperature on a metal and carbon based substrate | May 24, 2012 | Issued |
Array
(
[id] => 9174557
[patent_doc_number] => 20130316542
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-11-28
[patent_title] => 'SPALLING UTILIZING STRESSOR LAYER PORTIONS'
[patent_app_type] => utility
[patent_app_number] => 13/481062
[patent_app_country] => US
[patent_app_date] => 2012-05-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7623
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13481062
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/481062 | Spalling utilizing stressor layer portions | May 24, 2012 | Issued |
Array
(
[id] => 9174487
[patent_doc_number] => 20130316472
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-11-28
[patent_title] => 'HIGH PRODUCTIVITY COMBINATORIAL OXIDE TERRACING AND PVD/ALD METAL DEPOSITION COMBINED WITH LITHOGRAPHY FOR GATE WORK FUNCTION EXTRACTION'
[patent_app_type] => utility
[patent_app_number] => 13/480023
[patent_app_country] => US
[patent_app_date] => 2012-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 11596
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13480023
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/480023 | High productivity combinatorial oxide terracing and PVD/ALD metal deposition combined with lithography for gate work function extraction | May 23, 2012 | Issued |
Array
(
[id] => 9710680
[patent_doc_number] => 08835248
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-09-16
[patent_title] => 'Method for forming metal wire'
[patent_app_type] => utility
[patent_app_number] => 13/480154
[patent_app_country] => US
[patent_app_date] => 2012-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 27
[patent_no_of_words] => 7192
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13480154
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/480154 | Method for forming metal wire | May 23, 2012 | Issued |
Array
(
[id] => 9232675
[patent_doc_number] => 08597978
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-12-03
[patent_title] => 'Method for attaching wide bus memory and serial memory to a processor within a chip scale package footprint'
[patent_app_type] => utility
[patent_app_number] => 13/473822
[patent_app_country] => US
[patent_app_date] => 2012-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 3475
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13473822
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/473822 | Method for attaching wide bus memory and serial memory to a processor within a chip scale package footprint | May 16, 2012 | Issued |
Array
(
[id] => 9300130
[patent_doc_number] => 08648360
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-02-11
[patent_title] => 'Light-emitting diode structure'
[patent_app_type] => utility
[patent_app_number] => 13/472456
[patent_app_country] => US
[patent_app_date] => 2012-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 14
[patent_no_of_words] => 2728
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13472456
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/472456 | Light-emitting diode structure | May 14, 2012 | Issued |
Array
(
[id] => 9139131
[patent_doc_number] => 08579585
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-11-12
[patent_title] => 'Inlet swirl control for turbochargers'
[patent_app_type] => utility
[patent_app_number] => 13/471333
[patent_app_country] => US
[patent_app_date] => 2012-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 10
[patent_no_of_words] => 5051
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13471333
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/471333 | Inlet swirl control for turbochargers | May 13, 2012 | Issued |