
David Nhu
Examiner (ID: 12263, Phone: (571)272-1792 , Office: P/2817 )
| Most Active Art Unit | 2818 |
| Art Unit(s) | 2895, 2818, 2817 |
| Total Applications | 2355 |
| Issued Applications | 2255 |
| Pending Applications | 12 |
| Abandoned Applications | 91 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8749888
[patent_doc_number] => 08415721
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-04-09
[patent_title] => 'Field side sub-bitline nor flash array and method of fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 13/113886
[patent_app_country] => US
[patent_app_date] => 2011-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 4082
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 236
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13113886
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/113886 | Field side sub-bitline nor flash array and method of fabricating the same | May 22, 2011 | Issued |
Array
(
[id] => 8846185
[patent_doc_number] => 08455365
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-06-04
[patent_title] => 'Self-aligned carbon electronics with embedded gate electrode'
[patent_app_type] => utility
[patent_app_number] => 13/111615
[patent_app_country] => US
[patent_app_date] => 2011-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 12
[patent_no_of_words] => 4652
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13111615
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/111615 | Self-aligned carbon electronics with embedded gate electrode | May 18, 2011 | Issued |
Array
(
[id] => 7564783
[patent_doc_number] => 20110284846
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-11-24
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/110241
[patent_app_country] => US
[patent_app_date] => 2011-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 18615
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0284/20110284846.pdf
[firstpage_image] =>[orig_patent_app_number] => 13110241
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/110241 | Semiconductor device and method of manufacturing the same | May 17, 2011 | Issued |
Array
(
[id] => 7564782
[patent_doc_number] => 20110284845
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-11-24
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/110240
[patent_app_country] => US
[patent_app_date] => 2011-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 17922
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0284/20110284845.pdf
[firstpage_image] =>[orig_patent_app_number] => 13110240
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/110240 | Semiconductor device | May 17, 2011 | Issued |
Array
(
[id] => 7648864
[patent_doc_number] => 20110298133
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-12-08
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/110023
[patent_app_country] => US
[patent_app_date] => 2011-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 30
[patent_no_of_words] => 17692
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0298/20110298133.pdf
[firstpage_image] =>[orig_patent_app_number] => 13110023
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/110023 | Semiconductor device | May 17, 2011 | Issued |
Array
(
[id] => 9074260
[patent_doc_number] => 08551836
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-10-08
[patent_title] => 'Semiconductor device and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 13/108370
[patent_app_country] => US
[patent_app_date] => 2011-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 56
[patent_no_of_words] => 15836
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13108370
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/108370 | Semiconductor device and method of manufacturing the same | May 15, 2011 | Issued |
Array
(
[id] => 5938875
[patent_doc_number] => 20110213478
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-09-01
[patent_title] => 'SYSTEM AND METHOD FOR IMPLEMENTING MULTI-RESOLUTION ADVANCED PROCESS CONTROL'
[patent_app_type] => utility
[patent_app_number] => 13/106711
[patent_app_country] => US
[patent_app_date] => 2011-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2568
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0213/20110213478.pdf
[firstpage_image] =>[orig_patent_app_number] => 13106711
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/106711 | System and method for implementing multi-resolution advanced process control | May 11, 2011 | Issued |
Array
(
[id] => 10240980
[patent_doc_number] => 20150125975
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-05-07
[patent_title] => 'THIN FILM ENCAPSULATION OF ORGANIC LIGHT EMITTING DIODES'
[patent_app_type] => utility
[patent_app_number] => 14/003373
[patent_app_country] => US
[patent_app_date] => 2011-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1357
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14003373
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/003373 | Thin film encapsulation of organic light emitting diodes | May 10, 2011 | Issued |
Array
(
[id] => 8653001
[patent_doc_number] => 08372747
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-02-12
[patent_title] => 'Semiconductor device including gate electrode for applying tensile stress to silicon substrate, and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 13/103558
[patent_app_country] => US
[patent_app_date] => 2011-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 22
[patent_no_of_words] => 7937
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13103558
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/103558 | Semiconductor device including gate electrode for applying tensile stress to silicon substrate, and method of manufacturing the same | May 8, 2011 | Issued |
Array
(
[id] => 6041968
[patent_doc_number] => 20110204045
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-08-25
[patent_title] => 'SUITABLY SHORT WAVELENGTH LIGHT FOR LASER ANNEALING OF SILICON IN DSA TYPE SYSTEMS'
[patent_app_type] => utility
[patent_app_number] => 13/096888
[patent_app_country] => US
[patent_app_date] => 2011-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5373
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0204/20110204045.pdf
[firstpage_image] =>[orig_patent_app_number] => 13096888
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/096888 | Suitably short wavelength light for laser annealing of silicon in DSA type systems | Apr 27, 2011 | Issued |
Array
(
[id] => 8560106
[patent_doc_number] => 08334169
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-12-18
[patent_title] => 'Integrated circuit packaging system and method of manufacture thereof'
[patent_app_type] => utility
[patent_app_number] => 13/095680
[patent_app_country] => US
[patent_app_date] => 2011-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 24
[patent_no_of_words] => 6336
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13095680
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/095680 | Integrated circuit packaging system and method of manufacture thereof | Apr 26, 2011 | Issued |
Array
(
[id] => 6163435
[patent_doc_number] => 20110194336
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-08-11
[patent_title] => 'Memory Cells, Memory Cell Constructions, and Memory Cell Programming Methods'
[patent_app_type] => utility
[patent_app_number] => 13/091000
[patent_app_country] => US
[patent_app_date] => 2011-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7780
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0194/20110194336.pdf
[firstpage_image] =>[orig_patent_app_number] => 13091000
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/091000 | Memory cells, memory cell constructions, and memory cell programming methods | Apr 19, 2011 | Issued |
Array
(
[id] => 8630480
[patent_doc_number] => 08362553
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-01-29
[patent_title] => 'Multifunctional tape'
[patent_app_type] => utility
[patent_app_number] => 13/084877
[patent_app_country] => US
[patent_app_date] => 2011-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 15336
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13084877
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/084877 | Multifunctional tape | Apr 11, 2011 | Issued |
Array
(
[id] => 8470330
[patent_doc_number] => 08299509
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-10-30
[patent_title] => 'Asymmetric source/drain junctions for low power silicon on insulator devices'
[patent_app_type] => utility
[patent_app_number] => 13/078476
[patent_app_country] => US
[patent_app_date] => 2011-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2332
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13078476
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/078476 | Asymmetric source/drain junctions for low power silicon on insulator devices | Mar 31, 2011 | Issued |
Array
(
[id] => 6182419
[patent_doc_number] => 20110179394
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-07-21
[patent_title] => 'Method for Reducing Plasma Discharge Damage During Processing'
[patent_app_type] => utility
[patent_app_number] => 13/077434
[patent_app_country] => US
[patent_app_date] => 2011-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 9075
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0179/20110179394.pdf
[firstpage_image] =>[orig_patent_app_number] => 13077434
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/077434 | Method for reducing plasma discharge damage during processing | Mar 30, 2011 | Issued |
Array
(
[id] => 8470386
[patent_doc_number] => 08299565
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-10-30
[patent_title] => 'Semiconductor nanowires having mobility-optimized orientations'
[patent_app_type] => utility
[patent_app_number] => 13/075551
[patent_app_country] => US
[patent_app_date] => 2011-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 21
[patent_no_of_words] => 8054
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 222
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13075551
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/075551 | Semiconductor nanowires having mobility-optimized orientations | Mar 29, 2011 | Issued |
Array
(
[id] => 8435436
[patent_doc_number] => 08283204
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-10-09
[patent_title] => 'Optimized lid attach process for thermal management and multi-surface compliant heat removal'
[patent_app_type] => utility
[patent_app_number] => 13/075803
[patent_app_country] => US
[patent_app_date] => 2011-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 10
[patent_no_of_words] => 2650
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13075803
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/075803 | Optimized lid attach process for thermal management and multi-surface compliant heat removal | Mar 29, 2011 | Issued |
Array
(
[id] => 8621784
[patent_doc_number] => 08354699
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-01-15
[patent_title] => 'Method and apparatus providing CMOS imager device pixel with transistor having lower threshold voltage than other imager device transistors'
[patent_app_type] => utility
[patent_app_number] => 13/052731
[patent_app_country] => US
[patent_app_date] => 2011-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 20
[patent_no_of_words] => 6948
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13052731
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/052731 | Method and apparatus providing CMOS imager device pixel with transistor having lower threshold voltage than other imager device transistors | Mar 20, 2011 | Issued |
Array
(
[id] => 8398283
[patent_doc_number] => 08268669
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-09-18
[patent_title] => 'Laser optical path detection'
[patent_app_type] => utility
[patent_app_number] => 13/050822
[patent_app_country] => US
[patent_app_date] => 2011-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2476
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13050822
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/050822 | Laser optical path detection | Mar 16, 2011 | Issued |
Array
(
[id] => 8807735
[patent_doc_number] => 08445387
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-05-21
[patent_title] => 'Epitaxial silicon growth'
[patent_app_type] => utility
[patent_app_number] => 13/048670
[patent_app_country] => US
[patent_app_date] => 2011-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 62
[patent_no_of_words] => 8149
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13048670
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/048670 | Epitaxial silicon growth | Mar 14, 2011 | Issued |