
David Nhu
Examiner (ID: 10207)
| Most Active Art Unit | 2818 |
| Art Unit(s) | 2895, 2817, 2818 |
| Total Applications | 2355 |
| Issued Applications | 2255 |
| Pending Applications | 12 |
| Abandoned Applications | 91 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18333747
[patent_doc_number] => 20230125695
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-27
[patent_title] => MANUFACTURING METHOD FOR SEMICONDUCTOR STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 17/510786
[patent_app_country] => US
[patent_app_date] => 2021-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7526
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17510786
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/510786 | Manufacturing method for semiconductor structures | Oct 25, 2021 | Issued |
Array
(
[id] => 18309163
[patent_doc_number] => 20230113063
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-13
[patent_title] => DYNAMIC PROCESSING CHAMBER BAFFLE
[patent_app_type] => utility
[patent_app_number] => 17/498179
[patent_app_country] => US
[patent_app_date] => 2021-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7582
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17498179
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/498179 | DYNAMIC PROCESSING CHAMBER BAFFLE | Oct 10, 2021 | Abandoned |
Array
(
[id] => 18279975
[patent_doc_number] => 20230095447
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-30
[patent_title] => NANOSHEET TRANSISTOR WITH ASYMMETRIC JUNCTION AND ROBUST STRUCTURE STABILITY
[patent_app_type] => utility
[patent_app_number] => 17/489751
[patent_app_country] => US
[patent_app_date] => 2021-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4837
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17489751
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/489751 | NANOSHEET TRANSISTOR WITH ASYMMETRIC JUNCTION AND ROBUST STRUCTURE STABILITY | Sep 28, 2021 | Issued |
Array
(
[id] => 18226403
[patent_doc_number] => 20230065397
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-02
[patent_title] => SEMICONDUCTOR STRUCTURE AND METHOD FOR MANUFACTURING THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/461668
[patent_app_country] => US
[patent_app_date] => 2021-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7450
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17461668
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/461668 | Semiconductor structure and method for manufacturing thereof | Aug 29, 2021 | Issued |
Array
(
[id] => 17509121
[patent_doc_number] => 20220102224
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-31
[patent_title] => TEST METHOD OF STORAGE DEVICE IMPLEMENTED IN MULTI-CHIP PACKAGE (MCP) AND METHOD OF MANUFACTURING AN MCP INCLUDING THE TEST METHOD
[patent_app_type] => utility
[patent_app_number] => 17/460207
[patent_app_country] => US
[patent_app_date] => 2021-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18246
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17460207
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/460207 | Test method of storage device implemented in multi-chip package (MCP) and method of manufacturing an MCP including the test method | Aug 27, 2021 | Issued |
Array
(
[id] => 17917422
[patent_doc_number] => 20220319818
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-06
[patent_title] => LASER ARRAY SYSTEM FOR IMPROVED LOCAL CD UNIFORMITY
[patent_app_type] => utility
[patent_app_number] => 17/219236
[patent_app_country] => US
[patent_app_date] => 2021-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7145
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17219236
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/219236 | Laser array system for improved local CD uniformity | Mar 30, 2021 | Issued |
Array
(
[id] => 17917559
[patent_doc_number] => 20220319955
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-06
[patent_title] => THERMAL THICK FILM INTEGRATED CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 17/615936
[patent_app_country] => US
[patent_app_date] => 2021-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2437
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17615936
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/615936 | Thermal thick film integrated circuit | Jan 26, 2021 | Issued |
Array
(
[id] => 19935091
[patent_doc_number] => 12308299
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-05-20
[patent_title] => TEC-embedded dummy die to cool the bottom die edge hotspot
[patent_app_type] => utility
[patent_app_number] => 17/131671
[patent_app_country] => US
[patent_app_date] => 2020-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 15
[patent_no_of_words] => 2205
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17131671
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/131671 | TEC-embedded dummy die to cool the bottom die edge hotspot | Dec 21, 2020 | Issued |
Array
(
[id] => 17692242
[patent_doc_number] => 20220199535
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-23
[patent_title] => MICROELECTRONIC STRUCTURES INCLUDING BRIDGES
[patent_app_type] => utility
[patent_app_number] => 17/126629
[patent_app_country] => US
[patent_app_date] => 2020-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 27267
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17126629
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/126629 | Microelectronic structures including bridges | Dec 17, 2020 | Issued |
Array
(
[id] => 17676683
[patent_doc_number] => 20220189850
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-16
[patent_title] => INTER-COMPONENT MATERIAL IN MICROELECTRONIC ASSEMBLIES HAVING DIRECT BONDING
[patent_app_type] => utility
[patent_app_number] => 17/122061
[patent_app_country] => US
[patent_app_date] => 2020-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16875
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17122061
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/122061 | INTER-COMPONENT MATERIAL IN MICROELECTRONIC ASSEMBLIES HAVING DIRECT BONDING | Dec 14, 2020 | Abandoned |
Array
(
[id] => 17678875
[patent_doc_number] => 20220192042
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-16
[patent_title] => HERMETIC SEALING STRUCTURES IN MICROELECTRONIC ASSEMBLIES HAVING DIRECT BONDING
[patent_app_type] => utility
[patent_app_number] => 17/120958
[patent_app_country] => US
[patent_app_date] => 2020-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16749
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17120958
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/120958 | HERMETIC SEALING STRUCTURES IN MICROELECTRONIC ASSEMBLIES HAVING DIRECT BONDING | Dec 13, 2020 | Abandoned |
Array
(
[id] => 20598182
[patent_doc_number] => 12581922
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-03-17
[patent_title] => Method for forming a high resistivity handle support for composite substrate
[patent_app_type] => utility
[patent_app_number] => 17/755812
[patent_app_country] => US
[patent_app_date] => 2020-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 0
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17755812
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/755812 | Method for forming a high resistivity handle support for composite substrate | Nov 24, 2020 | Issued |
Array
(
[id] => 17900760
[patent_doc_number] => 20220310422
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-29
[patent_title] => OBJECTS DETECTING METHOD FOR VACUUM PROCESSING APPARATUS
[patent_app_type] => utility
[patent_app_number] => 17/439738
[patent_app_country] => US
[patent_app_date] => 2020-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12246
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17439738
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/439738 | Objects detecting method for vacuum processing apparatus | Sep 17, 2020 | Issued |
Array
(
[id] => 17993297
[patent_doc_number] => 20220359334
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-10
[patent_title] => ENHANCED SEMICONDUCTOR STRUCTURES AND MANUFACTURING METHODS THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/628534
[patent_app_country] => US
[patent_app_date] => 2020-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6180
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17628534
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/628534 | Enhanced semiconductor structures and manufacturing methods thereof | Sep 9, 2020 | Issued |
Array
(
[id] => 17449027
[patent_doc_number] => 20220069532
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-03
[patent_title] => ELECTRONIC SOCKET PIN FOR SELF-RETENTION TO A CONDUCTIVE INTERPOSER
[patent_app_type] => utility
[patent_app_number] => 17/008979
[patent_app_country] => US
[patent_app_date] => 2020-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7095
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17008979
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/008979 | ELECTRONIC SOCKET PIN FOR SELF-RETENTION TO A CONDUCTIVE INTERPOSER | Aug 31, 2020 | Abandoned |
Array
(
[id] => 17795560
[patent_doc_number] => 20220254652
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-11
[patent_title] => SECURING POWER SEMICONDUCTOR COMPONENTS TO CURVED SURFACES
[patent_app_type] => utility
[patent_app_number] => 17/622701
[patent_app_country] => US
[patent_app_date] => 2020-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2899
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17622701
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/622701 | SECURING POWER SEMICONDUCTOR COMPONENTS TO CURVED SURFACES | May 28, 2020 | Abandoned |
Array
(
[id] => 17692250
[patent_doc_number] => 20220199543
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-23
[patent_title] => ELECTRONIC SUBASSEMBLY AND ELECTRONIC ASSEMBLAGE
[patent_app_type] => utility
[patent_app_number] => 17/603887
[patent_app_country] => US
[patent_app_date] => 2020-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4139
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17603887
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/603887 | ELECTRONIC SUBASSEMBLY AND ELECTRONIC ASSEMBLAGE | May 6, 2020 | Pending |
Array
(
[id] => 17551823
[patent_doc_number] => 20220123165
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-21
[patent_title] => MICRO LED SUCTION BODY, AND METHOD OF MANUFACTURING MICRO LED DISPLAY USING SAME
[patent_app_type] => utility
[patent_app_number] => 17/607030
[patent_app_country] => US
[patent_app_date] => 2020-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 42754
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17607030
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/607030 | MICRO LED SUCTION BODY, AND METHOD OF MANUFACTURING MICRO LED DISPLAY USING SAME | May 6, 2020 | Abandoned |
Array
(
[id] => 20146773
[patent_doc_number] => 12381120
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-08-05
[patent_title] => Circuit base, and heat dissipation base or electronic device provided with same
[patent_app_type] => utility
[patent_app_number] => 17/442534
[patent_app_country] => US
[patent_app_date] => 2020-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 3
[patent_no_of_words] => 0
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17442534
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/442534 | Circuit base, and heat dissipation base or electronic device provided with same | Mar 23, 2020 | Issued |
Array
(
[id] => 17630555
[patent_doc_number] => 20220165570
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-26
[patent_title] => SUBSTRATE FOR REMOVAL OF DEVICES USING VOID PORTIONS
[patent_app_type] => utility
[patent_app_number] => 17/434863
[patent_app_country] => US
[patent_app_date] => 2020-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16379
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17434863
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/434863 | SUBSTRATE FOR REMOVAL OF DEVICES USING VOID PORTIONS | Mar 12, 2020 | Pending |