
David Nhu
Examiner (ID: 12263, Phone: (571)272-1792 , Office: P/2817 )
| Most Active Art Unit | 2818 |
| Art Unit(s) | 2895, 2818, 2817 |
| Total Applications | 2355 |
| Issued Applications | 2255 |
| Pending Applications | 12 |
| Abandoned Applications | 91 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 159204
[patent_doc_number] => 07674694
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-03-09
[patent_title] => 'Process for manufacturing a TFT device with source and drain regions having gradual dopant profile'
[patent_app_type] => utility
[patent_app_number] => 12/031456
[patent_app_country] => US
[patent_app_date] => 2008-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 31
[patent_no_of_words] => 6225
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/674/07674694.pdf
[firstpage_image] =>[orig_patent_app_number] => 12031456
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/031456 | Process for manufacturing a TFT device with source and drain regions having gradual dopant profile | Feb 13, 2008 | Issued |
Array
(
[id] => 8653355
[patent_doc_number] => 08373104
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-02-12
[patent_title] => 'Cross-field shrink-fit device with means for limiting magnetic flux losses'
[patent_app_type] => utility
[patent_app_number] => 12/528221
[patent_app_country] => US
[patent_app_date] => 2008-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 9088
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12528221
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/528221 | Cross-field shrink-fit device with means for limiting magnetic flux losses | Feb 12, 2008 | Issued |
Array
(
[id] => 168293
[patent_doc_number] => 07666800
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-02-23
[patent_title] => 'Feature patterning methods'
[patent_app_type] => utility
[patent_app_number] => 12/030810
[patent_app_country] => US
[patent_app_date] => 2008-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 18
[patent_no_of_words] => 9844
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/666/07666800.pdf
[firstpage_image] =>[orig_patent_app_number] => 12030810
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/030810 | Feature patterning methods | Feb 12, 2008 | Issued |
Array
(
[id] => 5323590
[patent_doc_number] => 20090061580
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-03-05
[patent_title] => 'METHOD OF FORMING FINFET DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/030210
[patent_app_country] => US
[patent_app_date] => 2008-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 2466
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0061/20090061580.pdf
[firstpage_image] =>[orig_patent_app_number] => 12030210
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/030210 | Method of forming finFET device | Feb 12, 2008 | Issued |
Array
(
[id] => 5477589
[patent_doc_number] => 20090200546
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-08-13
[patent_title] => 'Test Structures and Methods'
[patent_app_type] => utility
[patent_app_number] => 12/030780
[patent_app_country] => US
[patent_app_date] => 2008-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7783
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0200/20090200546.pdf
[firstpage_image] =>[orig_patent_app_number] => 12030780
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/030780 | Test structures and methods | Feb 12, 2008 | Issued |
Array
(
[id] => 111599
[patent_doc_number] => 07718454
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-05-18
[patent_title] => 'Method for manufacturing a semiconductor laser'
[patent_app_type] => utility
[patent_app_number] => 12/029510
[patent_app_country] => US
[patent_app_date] => 2008-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 45
[patent_no_of_words] => 8815
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/718/07718454.pdf
[firstpage_image] =>[orig_patent_app_number] => 12029510
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/029510 | Method for manufacturing a semiconductor laser | Feb 11, 2008 | Issued |
Array
(
[id] => 4873270
[patent_doc_number] => 20080200004
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-08-21
[patent_title] => 'Method of fabricating semiconductor optical device'
[patent_app_type] => utility
[patent_app_number] => 12/068558
[patent_app_country] => US
[patent_app_date] => 2008-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3905
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0200/20080200004.pdf
[firstpage_image] =>[orig_patent_app_number] => 12068558
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/068558 | Method of fabricating semiconductor optical device | Feb 6, 2008 | Issued |
Array
(
[id] => 4955042
[patent_doc_number] => 20080188066
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-08-07
[patent_title] => 'METHOD FOR FABRICATING A SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/027430
[patent_app_country] => US
[patent_app_date] => 2008-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3351
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0188/20080188066.pdf
[firstpage_image] =>[orig_patent_app_number] => 12027430
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/027430 | Method for fabricating a semiconductor device | Feb 6, 2008 | Issued |
Array
(
[id] => 4762663
[patent_doc_number] => 20080173872
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-07-24
[patent_title] => 'Liquid crystal display device and fabricating method thereof'
[patent_app_type] => utility
[patent_app_number] => 12/068362
[patent_app_country] => US
[patent_app_date] => 2008-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 41
[patent_figures_cnt] => 41
[patent_no_of_words] => 9654
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0173/20080173872.pdf
[firstpage_image] =>[orig_patent_app_number] => 12068362
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/068362 | Liquid crystal display device and fabricating method thereof | Feb 4, 2008 | Issued |
Array
(
[id] => 5527340
[patent_doc_number] => 20090197417
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-08-06
[patent_title] => 'METHOD FOR FORMING SPACERS OF DIFFERENT SIZES'
[patent_app_type] => utility
[patent_app_number] => 12/025050
[patent_app_country] => US
[patent_app_date] => 2008-02-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2181
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0197/20090197417.pdf
[firstpage_image] =>[orig_patent_app_number] => 12025050
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/025050 | Method for forming spacers of different sizes | Feb 3, 2008 | Issued |
Array
(
[id] => 151652
[patent_doc_number] => 07678634
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-03-16
[patent_title] => 'Local stress engineering for CMOS devices'
[patent_app_type] => utility
[patent_app_number] => 12/020916
[patent_app_country] => US
[patent_app_date] => 2008-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 9415
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/678/07678634.pdf
[firstpage_image] =>[orig_patent_app_number] => 12020916
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/020916 | Local stress engineering for CMOS devices | Jan 27, 2008 | Issued |
Array
(
[id] => 4715146
[patent_doc_number] => 20080237668
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-10-02
[patent_title] => 'METHOD OF FABRICATING BACK-ILLUMINATED IMAGING SENSORS'
[patent_app_type] => utility
[patent_app_number] => 12/020640
[patent_app_country] => US
[patent_app_date] => 2008-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3191
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0237/20080237668.pdf
[firstpage_image] =>[orig_patent_app_number] => 12020640
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/020640 | Method of fabricating back-illuminated imaging sensors | Jan 27, 2008 | Issued |
Array
(
[id] => 5377426
[patent_doc_number] => 20090189265
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-07-30
[patent_title] => 'METHOD AND APPARATUS FOR MAKING SEMICONDUCTOR DEVICES INCLUDING A FOIL'
[patent_app_type] => utility
[patent_app_number] => 12/020151
[patent_app_country] => US
[patent_app_date] => 2008-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3821
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0189/20090189265.pdf
[firstpage_image] =>[orig_patent_app_number] => 12020151
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/020151 | Method and apparatus for making semiconductor devices including a foil | Jan 24, 2008 | Issued |
Array
(
[id] => 4663656
[patent_doc_number] => 20080254563
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-10-16
[patent_title] => 'METHOD FOR MANUFACTURING SEMICONDUCTOR OPTICAL DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/019665
[patent_app_country] => US
[patent_app_date] => 2008-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7176
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12019665
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/019665 | Method for manufacturing semiconductor optical device | Jan 24, 2008 | Issued |
Array
(
[id] => 5379866
[patent_doc_number] => 20090191705
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-07-30
[patent_title] => 'Semiconductor Contact Barrier'
[patent_app_type] => utility
[patent_app_number] => 12/019396
[patent_app_country] => US
[patent_app_date] => 2008-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3792
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0191/20090191705.pdf
[firstpage_image] =>[orig_patent_app_number] => 12019396
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/019396 | Semiconductor contact barrier | Jan 23, 2008 | Issued |
Array
(
[id] => 5337409
[patent_doc_number] => 20090053873
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-02-26
[patent_title] => 'METHOD OF FORMING SEMICONDUCTOR STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 12/019260
[patent_app_country] => US
[patent_app_date] => 2008-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 3003
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0053/20090053873.pdf
[firstpage_image] =>[orig_patent_app_number] => 12019260
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/019260 | Method of forming semiconductor structure | Jan 23, 2008 | Issued |
Array
(
[id] => 4896911
[patent_doc_number] => 20080116524
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-05-22
[patent_title] => 'DUAL STRESS LINER'
[patent_app_type] => utility
[patent_app_number] => 12/018851
[patent_app_country] => US
[patent_app_date] => 2008-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4024
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0116/20080116524.pdf
[firstpage_image] =>[orig_patent_app_number] => 12018851
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/018851 | DUAL STRESS LINER | Jan 23, 2008 | Abandoned |
Array
(
[id] => 250810
[patent_doc_number] => 07582566
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-09-01
[patent_title] => 'Method for redirecting void diffusion away from vias in an integrated circuit design'
[patent_app_type] => utility
[patent_app_number] => 12/018849
[patent_app_country] => US
[patent_app_date] => 2008-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 16
[patent_no_of_words] => 3701
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/582/07582566.pdf
[firstpage_image] =>[orig_patent_app_number] => 12018849
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/018849 | Method for redirecting void diffusion away from vias in an integrated circuit design | Jan 23, 2008 | Issued |
Array
(
[id] => 101894
[patent_doc_number] => 07727780
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-06-01
[patent_title] => 'Substrate processing method and semiconductor manufacturing apparatus'
[patent_app_type] => utility
[patent_app_number] => 12/010274
[patent_app_country] => US
[patent_app_date] => 2008-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 22
[patent_no_of_words] => 15471
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/727/07727780.pdf
[firstpage_image] =>[orig_patent_app_number] => 12010274
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/010274 | Substrate processing method and semiconductor manufacturing apparatus | Jan 22, 2008 | Issued |
Array
(
[id] => 5355132
[patent_doc_number] => 20090186476
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-07-23
[patent_title] => 'STRUCTURE AND METHOD FOR IMPROVED SRAM INTERCONNECT'
[patent_app_type] => utility
[patent_app_number] => 12/018440
[patent_app_country] => US
[patent_app_date] => 2008-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 2710
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0186/20090186476.pdf
[firstpage_image] =>[orig_patent_app_number] => 12018440
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/018440 | Structure and method for improved SRAM interconnect | Jan 22, 2008 | Issued |