
David Nhu
Examiner (ID: 12263, Phone: (571)272-1792 , Office: P/2817 )
| Most Active Art Unit | 2818 |
| Art Unit(s) | 2895, 2818, 2817 |
| Total Applications | 2355 |
| Issued Applications | 2255 |
| Pending Applications | 12 |
| Abandoned Applications | 91 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8114533
[patent_doc_number] => 08158484
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-04-17
[patent_title] => 'Method of forming an inverted T shaped channel structure for an inverted T channel field effect transistor device'
[patent_app_type] => utility
[patent_app_number] => 12/679385
[patent_app_country] => US
[patent_app_date] => 2007-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3647
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 235
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/158/08158484.pdf
[firstpage_image] =>[orig_patent_app_number] => 12679385
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/679385 | Method of forming an inverted T shaped channel structure for an inverted T channel field effect transistor device | Oct 2, 2007 | Issued |
Array
(
[id] => 4686518
[patent_doc_number] => 20080030699
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-02-07
[patent_title] => 'WIRING TECHNIQUE'
[patent_app_type] => utility
[patent_app_number] => 11/865887
[patent_app_country] => US
[patent_app_date] => 2007-10-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5002
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0030/20080030699.pdf
[firstpage_image] =>[orig_patent_app_number] => 11865887
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/865887 | Wiring technique | Oct 1, 2007 | Issued |
Array
(
[id] => 4909756
[patent_doc_number] => 20080020522
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-01-24
[patent_title] => 'FIELD EFFECT TRANSISTORS WITH DIELECTRIC SOURCE DRAIN HALO REGIONS AND REDUCED MILLER CAPACITANCE'
[patent_app_type] => utility
[patent_app_number] => 11/865313
[patent_app_country] => US
[patent_app_date] => 2007-10-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5612
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0020/20080020522.pdf
[firstpage_image] =>[orig_patent_app_number] => 11865313
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/865313 | Field effect transistors with dielectric source drain halo regions and reduced miller capacitance | Sep 30, 2007 | Issued |
Array
(
[id] => 4651743
[patent_doc_number] => 20080038999
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-02-14
[patent_title] => 'RETAINING RING WITH CONDUCTIVE PORTION'
[patent_app_type] => utility
[patent_app_number] => 11/865303
[patent_app_country] => US
[patent_app_date] => 2007-10-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6808
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0038/20080038999.pdf
[firstpage_image] =>[orig_patent_app_number] => 11865303
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/865303 | RETAINING RING WITH CONDUCTIVE PORTION | Sep 30, 2007 | Abandoned |
Array
(
[id] => 4803149
[patent_doc_number] => 20080014737
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-01-17
[patent_title] => 'ELECTRICALLY PROGRAMMABLE PI-SHAPED FUSE STRUCTURES AND METHODS OF FABRICATION THEREOF'
[patent_app_type] => utility
[patent_app_number] => 11/863618
[patent_app_country] => US
[patent_app_date] => 2007-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4763
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0014/20080014737.pdf
[firstpage_image] =>[orig_patent_app_number] => 11863618
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/863618 | ELECTRICALLY PROGRAMMABLE PI-SHAPED FUSE STRUCTURES AND METHODS OF FABRICATION THEREOF | Sep 27, 2007 | Abandoned |
Array
(
[id] => 6342250
[patent_doc_number] => 20100084671
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-04-08
[patent_title] => 'BRIGHTNESS ENHANCEMENT METHOD AND APPARATUS OF LIGHT EMITTING DIODES'
[patent_app_type] => utility
[patent_app_number] => 12/442153
[patent_app_country] => US
[patent_app_date] => 2007-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 2780
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0084/20100084671.pdf
[firstpage_image] =>[orig_patent_app_number] => 12442153
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/442153 | Brightness enhancement method and apparatus of light emitting diodes | Sep 21, 2007 | Issued |
Array
(
[id] => 4795228
[patent_doc_number] => 20080006814
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-01-10
[patent_title] => 'MSM binary switch memory'
[patent_app_type] => utility
[patent_app_number] => 11/900999
[patent_app_country] => US
[patent_app_date] => 2007-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4420
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0006/20080006814.pdf
[firstpage_image] =>[orig_patent_app_number] => 11900999
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/900999 | MSM binary switch memory | Sep 14, 2007 | Issued |
Array
(
[id] => 6342602
[patent_doc_number] => 20100084742
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-04-08
[patent_title] => 'Method for manufacturing semiconductor epitaxial crystal substrate'
[patent_app_type] => utility
[patent_app_number] => 12/310984
[patent_app_country] => US
[patent_app_date] => 2007-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5815
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0084/20100084742.pdf
[firstpage_image] =>[orig_patent_app_number] => 12310984
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/310984 | Method for manufacturing semiconductor epitaxial crystal substrate | Sep 13, 2007 | Issued |
Array
(
[id] => 7810483
[patent_doc_number] => 08133012
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-03-13
[patent_title] => 'Transonic airfoil and axial flow rotary machine'
[patent_app_type] => utility
[patent_app_number] => 12/447951
[patent_app_country] => US
[patent_app_date] => 2007-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 24
[patent_no_of_words] => 6114
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/133/08133012.pdf
[firstpage_image] =>[orig_patent_app_number] => 12447951
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/447951 | Transonic airfoil and axial flow rotary machine | Sep 10, 2007 | Issued |
Array
(
[id] => 4673347
[patent_doc_number] => 20080210975
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-09-04
[patent_title] => 'METHOD OF FABRICATING HETEROEPITAXIAL MICROSTRUCTURES'
[patent_app_type] => utility
[patent_app_number] => 11/852562
[patent_app_country] => US
[patent_app_date] => 2007-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3081
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0210/20080210975.pdf
[firstpage_image] =>[orig_patent_app_number] => 11852562
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/852562 | Method of fabricating heteroepitaxial microstructures | Sep 9, 2007 | Issued |
Array
(
[id] => 5199264
[patent_doc_number] => 20070298582
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-12-27
[patent_title] => 'METHOD OF PERFORMING A DOUBLE-SIDED PROCESS'
[patent_app_type] => utility
[patent_app_number] => 11/850678
[patent_app_country] => US
[patent_app_date] => 2007-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 1738
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0298/20070298582.pdf
[firstpage_image] =>[orig_patent_app_number] => 11850678
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/850678 | Method of performing a double-sided process | Sep 5, 2007 | Issued |
Array
(
[id] => 4595935
[patent_doc_number] => 07981814
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-07-19
[patent_title] => 'Replication and transfer of microstructures and nanostructures'
[patent_app_type] => utility
[patent_app_number] => 11/848669
[patent_app_country] => US
[patent_app_date] => 2007-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 67
[patent_no_of_words] => 10656
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/981/07981814.pdf
[firstpage_image] =>[orig_patent_app_number] => 11848669
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/848669 | Replication and transfer of microstructures and nanostructures | Aug 30, 2007 | Issued |
Array
(
[id] => 4634368
[patent_doc_number] => 08012818
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-09-06
[patent_title] => 'Method for improving inversion layer mobility in a silicon carbide MOSFET'
[patent_app_type] => utility
[patent_app_number] => 12/439584
[patent_app_country] => US
[patent_app_date] => 2007-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 4990
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/012/08012818.pdf
[firstpage_image] =>[orig_patent_app_number] => 12439584
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/439584 | Method for improving inversion layer mobility in a silicon carbide MOSFET | Aug 28, 2007 | Issued |
Array
(
[id] => 4651620
[patent_doc_number] => 20080038876
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-02-14
[patent_title] => 'METHOD AND SYSTEM FOR SEALING A SUBSTRATE'
[patent_app_type] => utility
[patent_app_number] => 11/842916
[patent_app_country] => US
[patent_app_date] => 2007-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7281
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0038/20080038876.pdf
[firstpage_image] =>[orig_patent_app_number] => 11842916
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/842916 | Method and system for sealing a substrate | Aug 20, 2007 | Issued |
Array
(
[id] => 5162995
[patent_doc_number] => 20070284575
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-12-13
[patent_title] => 'Metal/semiconductor/metal current limiter'
[patent_app_type] => utility
[patent_app_number] => 11/893402
[patent_app_country] => US
[patent_app_date] => 2007-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4292
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0284/20070284575.pdf
[firstpage_image] =>[orig_patent_app_number] => 11893402
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/893402 | Metal/semiconductor/metal current limiter | Aug 14, 2007 | Issued |
Array
(
[id] => 5085506
[patent_doc_number] => 20070275557
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-11-29
[patent_title] => 'FORMATION OF OXIDATION-RESISTANT SEED LAYER FOR INTERCONNECT APPLICATIONS'
[patent_app_type] => utility
[patent_app_number] => 11/839260
[patent_app_country] => US
[patent_app_date] => 2007-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4623
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0275/20070275557.pdf
[firstpage_image] =>[orig_patent_app_number] => 11839260
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/839260 | Formation of oxidation-resistant seed layer for interconnect applications | Aug 14, 2007 | Issued |
Array
(
[id] => 5085440
[patent_doc_number] => 20070275491
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-11-29
[patent_title] => 'METHODS OF MANUFACTURING INTERFEROMETRIC MODULATORS WITH THIN FILM TRANSISTORS'
[patent_app_type] => utility
[patent_app_number] => 11/837140
[patent_app_country] => US
[patent_app_date] => 2007-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 3586
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0275/20070275491.pdf
[firstpage_image] =>[orig_patent_app_number] => 11837140
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/837140 | Methods of manufacturing interferometric modulators with thin film transistors | Aug 9, 2007 | Issued |
Array
(
[id] => 252640
[patent_doc_number] => 07579273
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-08-25
[patent_title] => 'Method of manufacturing a photodiode array with through-wafer vias'
[patent_app_type] => utility
[patent_app_number] => 11/837150
[patent_app_country] => US
[patent_app_date] => 2007-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 3462
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/579/07579273.pdf
[firstpage_image] =>[orig_patent_app_number] => 11837150
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/837150 | Method of manufacturing a photodiode array with through-wafer vias | Aug 9, 2007 | Issued |
Array
(
[id] => 5502352
[patent_doc_number] => 20090163040
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-06-25
[patent_title] => 'Substrate Processing Apparatus and Manufacturing Method of Semiconductor Device'
[patent_app_type] => utility
[patent_app_number] => 12/226323
[patent_app_country] => US
[patent_app_date] => 2007-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 10212
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0163/20090163040.pdf
[firstpage_image] =>[orig_patent_app_number] => 12226323
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/226323 | Substrate processing apparatus and manufacturing method of semiconductor device | Aug 8, 2007 | Issued |
Array
(
[id] => 4704691
[patent_doc_number] => 20080064215
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-03-13
[patent_title] => 'METHOD OF FABRICATING A SEMICONDUCTOR PACKAGE'
[patent_app_type] => utility
[patent_app_number] => 11/835460
[patent_app_country] => US
[patent_app_date] => 2007-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1560
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0064/20080064215.pdf
[firstpage_image] =>[orig_patent_app_number] => 11835460
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/835460 | METHOD OF FABRICATING A SEMICONDUCTOR PACKAGE | Aug 7, 2007 | Abandoned |