David R. Hudspeth

Array ( [id] => 3433176 [patent_doc_number] => 05455520 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-10-03 [patent_title] => 'CMOS input circuit for providing logical output signal from TTL compatible input signal' [patent_app_type] => 1 [patent_app_number] => 8/121326 [patent_app_country] => US [patent_app_date] => 1993-09-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 8 [patent_no_of_words] => 3720 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 180 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/455/05455520.pdf [firstpage_image] =>[orig_patent_app_number] => 121326 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3118581 [patent_doc_number] => 05396128 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-03-07 [patent_title] => 'Output circuit for interfacing integrated circuits having different power supply potentials' [patent_app_type] => 1 [patent_app_number] => 8/120506 [patent_app_country] => US [patent_app_date] => 1993-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 12 [patent_no_of_words] => 10460 [patent_no_of_claims] => 61 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/396/05396128.pdf [firstpage_image] =>[orig_patent_app_number] => 120506 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3009864 [patent_doc_number] => 05374861 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-12-20 [patent_title] => 'Differential termination network for differential transmitters and receivers' [patent_app_type] => 1 [patent_app_number] => 8/118920 [patent_app_country] => US [patent_app_date] => 1993-09-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 5294 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 228 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/374/05374861.pdf [firstpage_image] =>[orig_patent_app_number] => 118920 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3485558 [patent_doc_number] => 05457404 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-10-10 [patent_title] => 'Zero-power OR gate' [patent_app_type] => 1 [patent_app_number] => 8/118801 [patent_app_country] => US [patent_app_date] => 1993-09-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 5574 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 166 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/457/05457404.pdf [firstpage_image] =>[orig_patent_app_number] => 118801 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3112923 [patent_doc_number] => 05408147 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-04-18 [patent_title] => 'VCC translator circuit' [patent_app_type] => 1 [patent_app_number] => 8/116920 [patent_app_country] => US [patent_app_date] => 1993-09-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 3666 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/408/05408147.pdf [firstpage_image] =>[orig_patent_app_number] => 116920 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3130232 [patent_doc_number] => 05436579 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-07-25 [patent_title] => 'Input transition detection circuit for zero-power part' [patent_app_type] => 1 [patent_app_number] => 8/118123 [patent_app_country] => US [patent_app_date] => 1993-09-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3032 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/436/05436579.pdf [firstpage_image] =>[orig_patent_app_number] => 118123 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3420636 [patent_doc_number] => 05394033 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-02-28 [patent_title] => 'Structure and method for implementing hierarchical routing pools in a programmable logic circuit' [patent_app_type] => 1 [patent_app_number] => 8/115723 [patent_app_country] => US [patent_app_date] => 1993-09-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 14 [patent_no_of_words] => 2796 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/394/05394033.pdf [firstpage_image] =>[orig_patent_app_number] => 115723 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3041445 [patent_doc_number] => 05373204 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-12-13 [patent_title] => 'Self-timed clocking transfer control circuit' [patent_app_type] => 1 [patent_app_number] => 8/113824 [patent_app_country] => US [patent_app_date] => 1993-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 5788 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 338 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/373/05373204.pdf [firstpage_image] =>[orig_patent_app_number] => 113824 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3130103 [patent_doc_number] => 05436572 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-07-25 [patent_title] => 'Semiconductor integrated circuuit device of dual configuration having enhanced soft error withstanding capacity' [patent_app_type] => 1 [patent_app_number] => 8/109518 [patent_app_country] => US [patent_app_date] => 1993-08-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 19 [patent_no_of_words] => 5391 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/436/05436572.pdf [firstpage_image] =>[orig_patent_app_number] => 109518 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3416353 [patent_doc_number] => 05412260 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-05-02 [patent_title] => 'Multiplexed control pins for in-system programming and boundary scan state machines in a high density programmable logic device' [patent_app_type] => 1 [patent_app_number] => 8/106263 [patent_app_country] => US [patent_app_date] => 1993-08-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3400 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 54 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/412/05412260.pdf [firstpage_image] =>[orig_patent_app_number] => 106263 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3076321 [patent_doc_number] => 05336951 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-08-09 [patent_title] => 'Structure and method for multiplexing pins for in-system programming' [patent_app_type] => 1 [patent_app_number] => 8/106498 [patent_app_country] => US [patent_app_date] => 1993-08-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 14 [patent_no_of_words] => 3880 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/336/05336951.pdf [firstpage_image] =>[orig_patent_app_number] => 106498 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3034790 [patent_doc_number] => 05343090 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-08-30 [patent_title] => 'Speed enhancement technique for CMOS circuits' [patent_app_type] => 1 [patent_app_number] => 8/105768 [patent_app_country] => US [patent_app_date] => 1993-08-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 11370 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/343/05343090.pdf [firstpage_image] =>[orig_patent_app_number] => 105768 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3119684 [patent_doc_number] => 05410194 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-04-25 [patent_title] => 'Asynchronous or synchronous load multifunction flip-flop' [patent_app_type] => 1 [patent_app_number] => 8/105827 [patent_app_country] => US [patent_app_date] => 1993-08-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2015 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 172 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/410/05410194.pdf [firstpage_image] =>[orig_patent_app_number] => 105827 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3458425 [patent_doc_number] => 05378940 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-01-03 [patent_title] => 'Charge recovery logic including split level logic' [patent_app_type] => 1 [patent_app_number] => 8/102477 [patent_app_country] => US [patent_app_date] => 1993-08-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 21 [patent_no_of_words] => 11800 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/378/05378940.pdf [firstpage_image] =>[orig_patent_app_number] => 102477 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3466453 [patent_doc_number] => 05391942 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-02-21 [patent_title] => 'Clock distribution scheme for user-programmable logic array architecture' [patent_app_type] => 1 [patent_app_number] => 8/095264 [patent_app_country] => US [patent_app_date] => 1993-07-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3264 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 221 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/391/05391942.pdf [firstpage_image] =>[orig_patent_app_number] => 095264 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3058481 [patent_doc_number] => 05345116 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-09-06 [patent_title] => 'IIL circuit and integrated circuit having the same' [patent_app_type] => 1 [patent_app_number] => 8/086202 [patent_app_country] => US [patent_app_date] => 1993-07-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 1837 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 165 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/345/05345116.pdf [firstpage_image] =>[orig_patent_app_number] => 086202 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3491056 [patent_doc_number] => 05426335 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-06-20 [patent_title] => 'Pinout architecture for a family of multiple segmented programmable logic blocks interconnected by a high speed centralized switch matrix' [patent_app_type] => 1 [patent_app_number] => 8/085601 [patent_app_country] => US [patent_app_date] => 1993-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 120 [patent_figures_cnt] => 140 [patent_no_of_words] => 27066 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/426/05426335.pdf [firstpage_image] =>[orig_patent_app_number] => 085601 [rel_patent_id] =>[rel_patent_doc_number] =>)