David R. Hudspeth

Array ( [id] => 3032339 [patent_doc_number] => 05317214 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-05-31 [patent_title] => 'Interface circuit having differential signal common mode shifting means' [patent_app_type] => 1 [patent_app_number] => 8/028511 [patent_app_country] => US [patent_app_date] => 1993-03-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 2925 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/317/05317214.pdf [firstpage_image] =>[orig_patent_app_number] => 028511 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3495593 [patent_doc_number] => 05440245 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-08-08 [patent_title] => 'Logic module with configurable combinational and sequential blocks' [patent_app_type] => 1 [patent_app_number] => 8/028789 [patent_app_country] => US [patent_app_date] => 1993-03-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 3026 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/440/05440245.pdf [firstpage_image] =>[orig_patent_app_number] => 028789 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3038569 [patent_doc_number] => 05329181 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-07-12 [patent_title] => 'Complementary macrocell feedback circuit' [patent_app_type] => 1 [patent_app_number] => 8/027211 [patent_app_country] => US [patent_app_date] => 1993-03-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 1404 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/329/05329181.pdf [firstpage_image] =>[orig_patent_app_number] => 027211 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3006992 [patent_doc_number] => 05371413 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-12-06 [patent_title] => 'Process and arrangement for the Boolean realization of adaline-type neural networks' [patent_app_type] => 1 [patent_app_number] => 7/983531 [patent_app_country] => US [patent_app_date] => 1993-03-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 12 [patent_no_of_words] => 4028 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 227 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/371/05371413.pdf [firstpage_image] =>[orig_patent_app_number] => 983531 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3087488 [patent_doc_number] => 05280202 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-01-18 [patent_title] => 'Programmable application specific integrated circuit and logic cell therefor' [patent_app_type] => 1 [patent_app_number] => 8/024986 [patent_app_country] => US [patent_app_date] => 1993-03-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 12 [patent_no_of_words] => 6716 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 302 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/280/05280202.pdf [firstpage_image] =>[orig_patent_app_number] => 024986 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3041001 [patent_doc_number] => 05300824 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-04-05 [patent_title] => 'Integrated circuit with improved on-chip power supply control' [patent_app_type] => 1 [patent_app_number] => 8/024924 [patent_app_country] => US [patent_app_date] => 1993-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 12811 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/300/05300824.pdf [firstpage_image] =>[orig_patent_app_number] => 024924 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3032271 [patent_doc_number] => 05317210 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-05-31 [patent_title] => 'I/O cell for programmable logic device providing latched, unlatched, and fast inputs' [patent_app_type] => 1 [patent_app_number] => 8/021414 [patent_app_country] => US [patent_app_date] => 1993-02-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 1145 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/317/05317210.pdf [firstpage_image] =>[orig_patent_app_number] => 021414 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3025403 [patent_doc_number] => 05327026 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-07-05 [patent_title] => 'Self-timed bootstrap decoder' [patent_app_type] => 1 [patent_app_number] => 8/018802 [patent_app_country] => US [patent_app_date] => 1993-02-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 7766 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/327/05327026.pdf [firstpage_image] =>[orig_patent_app_number] => 018802 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3050015 [patent_doc_number] => 05287018 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-02-15 [patent_title] => 'Dynamic PLA time circuit' [patent_app_type] => 1 [patent_app_number] => 8/018360 [patent_app_country] => US [patent_app_date] => 1993-02-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3231 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/287/05287018.pdf [firstpage_image] =>[orig_patent_app_number] => 018360 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3062082 [patent_doc_number] => 05338978 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-08-16 [patent_title] => 'Full swing power down buffer circuit with multiple power supply isolation' [patent_app_type] => 1 [patent_app_number] => 8/016009 [patent_app_country] => US [patent_app_date] => 1993-02-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 5785 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 207 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/338/05338978.pdf [firstpage_image] =>[orig_patent_app_number] => 016009 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3101568 [patent_doc_number] => 05319255 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-06-07 [patent_title] => 'Power up detect circuit for configurable logic array' [patent_app_type] => 1 [patent_app_number] => 8/015412 [patent_app_country] => US [patent_app_date] => 1993-02-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 49 [patent_no_of_words] => 11686 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 189 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/319/05319255.pdf [firstpage_image] =>[orig_patent_app_number] => 015412 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3020091 [patent_doc_number] => 05341040 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-08-23 [patent_title] => 'High performance output buffer with reduced ground bounce' [patent_app_type] => 1 [patent_app_number] => 8/015371 [patent_app_country] => US [patent_app_date] => 1993-02-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 49 [patent_no_of_words] => 11686 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 331 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/341/05341040.pdf [firstpage_image] =>[orig_patent_app_number] => 015371 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3569491 [patent_doc_number] => 05483176 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-01-09 [patent_title] => 'Low power module' [patent_app_type] => 1 [patent_app_number] => 8/015506 [patent_app_country] => US [patent_app_date] => 1993-02-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 56 [patent_figures_cnt] => 66 [patent_no_of_words] => 14570 [patent_no_of_claims] => 46 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/483/05483176.pdf [firstpage_image] =>[orig_patent_app_number] => 015506 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3038553 [patent_doc_number] => 05329180 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-07-12 [patent_title] => 'Flexible high impedance control in a cole cell in a configurable logic array' [patent_app_type] => 1 [patent_app_number] => 8/015347 [patent_app_country] => US [patent_app_date] => 1993-02-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 49 [patent_no_of_words] => 11664 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 330 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/329/05329180.pdf [firstpage_image] =>[orig_patent_app_number] => 015347 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3076303 [patent_doc_number] => 05336950 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-08-09 [patent_title] => 'Configuration features in a configurable logic array' [patent_app_type] => 1 [patent_app_number] => 8/015415 [patent_app_country] => US [patent_app_date] => 1993-02-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 49 [patent_no_of_words] => 11695 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 56 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/336/05336950.pdf [firstpage_image] =>[orig_patent_app_number] => 015415 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3032252 [patent_doc_number] => 05317209 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-05-31 [patent_title] => 'Dynamic three-state bussing capability in a configurable logic array' [patent_app_type] => 1 [patent_app_number] => 8/014464 [patent_app_country] => US [patent_app_date] => 1993-02-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 49 [patent_no_of_words] => 11809 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 202 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/317/05317209.pdf [firstpage_image] =>[orig_patent_app_number] => 014464 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3062192 [patent_doc_number] => 05338984 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-08-16 [patent_title] => 'Local and express diagonal busses in a configurable logic array' [patent_app_type] => 1 [patent_app_number] => 8/013969 [patent_app_country] => US [patent_app_date] => 1993-02-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 49 [patent_no_of_words] => 11656 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/338/05338984.pdf [firstpage_image] =>[orig_patent_app_number] => 013969 [rel_patent_id] =>[rel_patent_doc_number] =>)