
David Robertson
Examiner (ID: 18617)
| Most Active Art Unit | 2121 |
| Art Unit(s) | 2163, 2127, 3623, 2121 |
| Total Applications | 304 |
| Issued Applications | 193 |
| Pending Applications | 23 |
| Abandoned Applications | 92 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18501479
[patent_doc_number] => 20230224314
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-07-13
[patent_title] => SESSION BASED ANOMALY DECTECTION
[patent_app_type] => utility
[patent_app_number] => 17/567785
[patent_app_country] => US
[patent_app_date] => 2022-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5211
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 42
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17567785
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/567785 | Session based anomaly dectection | Jan 2, 2022 | Issued |
Array
(
[id] => 17676359
[patent_doc_number] => 20220189526
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-16
[patent_title] => NON-VOLATILE ANALOG RESISTIVE MEMORY CELLS IMPLEMENTING FERROELECTRIC SELECT TRANSISTORS
[patent_app_type] => utility
[patent_app_number] => 17/563687
[patent_app_country] => US
[patent_app_date] => 2021-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16198
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17563687
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/563687 | Non-volatile analog resistive memory cells implementing ferroelectric select transistors | Dec 27, 2021 | Issued |
Array
(
[id] => 20079522
[patent_doc_number] => 12353590
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-08
[patent_title] => Secure data processing
[patent_app_type] => utility
[patent_app_number] => 17/562650
[patent_app_country] => US
[patent_app_date] => 2021-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 6157
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17562650
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/562650 | Secure data processing | Dec 26, 2021 | Issued |
Array
(
[id] => 19857149
[patent_doc_number] => 12259985
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-03-25
[patent_title] => Method, apparatus, and system for automated purpose limitation and compatibility verification on a data platform
[patent_app_type] => utility
[patent_app_number] => 17/559550
[patent_app_country] => US
[patent_app_date] => 2021-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 11868
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17559550
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/559550 | Method, apparatus, and system for automated purpose limitation and compatibility verification on a data platform | Dec 21, 2021 | Issued |
Array
(
[id] => 17537749
[patent_doc_number] => 20220116358
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-14
[patent_title] => PROVIDING MICRO FIREWALL LOGIC TO A MOBILE APPLICATION
[patent_app_type] => utility
[patent_app_number] => 17/559400
[patent_app_country] => US
[patent_app_date] => 2021-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11345
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17559400
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/559400 | Providing micro firewall logic to a mobile application | Dec 21, 2021 | Issued |
Array
(
[id] => 19276138
[patent_doc_number] => 12026266
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-02
[patent_title] => Computer-implemented system and methods for providing encrypted protected data
[patent_app_type] => utility
[patent_app_number] => 17/557615
[patent_app_country] => US
[patent_app_date] => 2021-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 11115
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17557615
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/557615 | Computer-implemented system and methods for providing encrypted protected data | Dec 20, 2021 | Issued |
Array
(
[id] => 17522894
[patent_doc_number] => 20220108743
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-07
[patent_title] => PER BANK REFRESH HAZARD AVOIDANCE FOR LARGE SCALE MEMORY
[patent_app_type] => utility
[patent_app_number] => 17/551116
[patent_app_country] => US
[patent_app_date] => 2021-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7860
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17551116
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/551116 | Per bank refresh hazard avoidance for large scale memory | Dec 13, 2021 | Issued |
Array
(
[id] => 18358614
[patent_doc_number] => 11647026
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-05-09
[patent_title] => Automatically executing responsive actions based on a verification of an account lineage chain
[patent_app_type] => utility
[patent_app_number] => 17/545140
[patent_app_country] => US
[patent_app_date] => 2021-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 17156
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 193
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17545140
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/545140 | Automatically executing responsive actions based on a verification of an account lineage chain | Dec 7, 2021 | Issued |
Array
(
[id] => 18562744
[patent_doc_number] => 11727994
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-15
[patent_title] => Performing threshold voltage offset bin selection by package for memory devices
[patent_app_type] => utility
[patent_app_number] => 17/542694
[patent_app_country] => US
[patent_app_date] => 2021-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 10987
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17542694
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/542694 | Performing threshold voltage offset bin selection by package for memory devices | Dec 5, 2021 | Issued |
Array
(
[id] => 17485692
[patent_doc_number] => 20220093196
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-24
[patent_title] => EFUSE CIRCUIT, METHOD, LAYOUT, AND STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/541245
[patent_app_country] => US
[patent_app_date] => 2021-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13220
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17541245
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/541245 | EFuse circuit, method, layout, and structure | Dec 1, 2021 | Issued |
Array
(
[id] => 18407803
[patent_doc_number] => 20230169156
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-01
[patent_title] => LEARNING COGNITIVE ACCESS CONTROL SERVICE
[patent_app_type] => utility
[patent_app_number] => 17/540031
[patent_app_country] => US
[patent_app_date] => 2021-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8172
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17540031
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/540031 | Learning cognitive access control service | Nov 30, 2021 | Issued |
Array
(
[id] => 18394542
[patent_doc_number] => 20230162763
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-25
[patent_title] => MEMORY SUPPORTING MULTIPLE TYPES OF OPERATIONS
[patent_app_type] => utility
[patent_app_number] => 17/535021
[patent_app_country] => US
[patent_app_date] => 2021-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19041
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17535021
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/535021 | Memory supporting multiple types of operations | Nov 23, 2021 | Issued |
Array
(
[id] => 18209970
[patent_doc_number] => 20230056231
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-02-23
[patent_title] => MEMORY, MEMORY SYSTEM AND OPERATION METHOD OF MEMORY SYSTEM
[patent_app_type] => utility
[patent_app_number] => 17/532826
[patent_app_country] => US
[patent_app_date] => 2021-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5057
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17532826
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/532826 | Memory, memory system and operation method of memory system | Nov 21, 2021 | Issued |
Array
(
[id] => 17763685
[patent_doc_number] => 20220237297
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-28
[patent_title] => SECURE COPROCESSOR ENFORCED SYSTEM FIRMWARE FEATURE ENABLEMENT
[patent_app_type] => utility
[patent_app_number] => 17/531735
[patent_app_country] => US
[patent_app_date] => 2021-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7862
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17531735
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/531735 | Secure coprocessor enforced system firmware feature enablement | Nov 19, 2021 | Issued |
Array
(
[id] => 18395749
[patent_doc_number] => 20230163970
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-25
[patent_title] => GENERATING CRYPTOGRAPHIC PROOF OF A SERIES OF TRANSACTIONS
[patent_app_type] => utility
[patent_app_number] => 17/531600
[patent_app_country] => US
[patent_app_date] => 2021-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13256
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 247
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17531600
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/531600 | Generating cryptographic proof of a series of transactions | Nov 18, 2021 | Issued |
Array
(
[id] => 19434879
[patent_doc_number] => 20240303377
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-12
[patent_title] => SYSTEM AND METHOD FOR PROVIDING EXCLUSIVE ACCESS TO SECONDARY STORAGE TO APPLICATION ON ANDROID DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/266623
[patent_app_country] => US
[patent_app_date] => 2021-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3913
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18266623
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/266623 | SYSTEM AND METHOD FOR PROVIDING EXCLUSIVE ACCESS TO SECONDARY STORAGE TO APPLICATION ON ANDROID DEVICE | Nov 17, 2021 | Pending |
Array
(
[id] => 17614117
[patent_doc_number] => 20220156397
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-19
[patent_title] => BUSINESS OFFICIAL EMAIL BOX BASED B2B SERVICE SECURITY VERIFICATION METHOD, APPARATUS, AND SERVER
[patent_app_type] => utility
[patent_app_number] => 17/528204
[patent_app_country] => US
[patent_app_date] => 2021-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5649
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17528204
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/528204 | Business official email box based B2B service security verification method, apparatus, and server | Nov 16, 2021 | Issued |
Array
(
[id] => 18883917
[patent_doc_number] => 20240007286
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-04
[patent_title] => INFORMATION PROCESSING DEVICE, MOBILE DEVICE, AND COMMUNICATION SYSTEM
[patent_app_type] => utility
[patent_app_number] => 18/253917
[patent_app_country] => US
[patent_app_date] => 2021-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 117640
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18253917
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/253917 | INFORMATION PROCESSING DEVICE, MOBILE DEVICE, AND COMMUNICATION SYSTEM | Nov 15, 2021 | Pending |
Array
(
[id] => 18276882
[patent_doc_number] => 11615828
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-03-28
[patent_title] => Boundary protection in memory
[patent_app_type] => utility
[patent_app_number] => 17/524514
[patent_app_country] => US
[patent_app_date] => 2021-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 6826
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17524514
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/524514 | Boundary protection in memory | Nov 10, 2021 | Issued |
Array
(
[id] => 18248820
[patent_doc_number] => 11605416
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-03-14
[patent_title] => Reducing duty cycle degradation for a signal path
[patent_app_type] => utility
[patent_app_number] => 17/523467
[patent_app_country] => US
[patent_app_date] => 2021-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 12942
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17523467
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/523467 | Reducing duty cycle degradation for a signal path | Nov 9, 2021 | Issued |