
David Robertson
Examiner (ID: 18617)
| Most Active Art Unit | 2121 |
| Art Unit(s) | 2163, 2127, 3623, 2121 |
| Total Applications | 304 |
| Issued Applications | 193 |
| Pending Applications | 23 |
| Abandoned Applications | 92 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18047709
[patent_doc_number] => 11521667
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-12-06
[patent_title] => Stacked ferroelectric planar capacitors in a memory bit-cell
[patent_app_type] => utility
[patent_app_number] => 17/359325
[patent_app_country] => US
[patent_app_date] => 2021-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 38
[patent_no_of_words] => 17377
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 282
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17359325
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/359325 | Stacked ferroelectric planar capacitors in a memory bit-cell | Jun 24, 2021 | Issued |
Array
(
[id] => 18966040
[patent_doc_number] => 11899806
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2024-02-13
[patent_title] => Managing data permissions for disparate data sets
[patent_app_type] => utility
[patent_app_number] => 17/359331
[patent_app_country] => US
[patent_app_date] => 2021-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 16239
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 256
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17359331
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/359331 | Managing data permissions for disparate data sets | Jun 24, 2021 | Issued |
Array
(
[id] => 17956179
[patent_doc_number] => 11482292
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-10-25
[patent_title] => Non-volatile storage with processive writes
[patent_app_type] => utility
[patent_app_number] => 17/356331
[patent_app_country] => US
[patent_app_date] => 2021-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 23
[patent_no_of_words] => 21158
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17356331
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/356331 | Non-volatile storage with processive writes | Jun 22, 2021 | Issued |
Array
(
[id] => 18079819
[patent_doc_number] => 20220405431
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-22
[patent_title] => System and Method for Managing Secure Files in Memory
[patent_app_type] => utility
[patent_app_number] => 17/352761
[patent_app_country] => US
[patent_app_date] => 2021-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6769
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17352761
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/352761 | System and method for managing secure files in memory | Jun 20, 2021 | Issued |
Array
(
[id] => 19596785
[patent_doc_number] => 12154638
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-26
[patent_title] => Techniques for analog multibit data representation for in-memory computing
[patent_app_type] => utility
[patent_app_number] => 17/353493
[patent_app_country] => US
[patent_app_date] => 2021-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 19
[patent_no_of_words] => 10061
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17353493
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/353493 | Techniques for analog multibit data representation for in-memory computing | Jun 20, 2021 | Issued |
Array
(
[id] => 17143655
[patent_doc_number] => 20210311668
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-07
[patent_title] => Self Adapting Iterative Read Calibration to Retrieve Data from Memory Cells
[patent_app_type] => utility
[patent_app_number] => 17/350425
[patent_app_country] => US
[patent_app_date] => 2021-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10774
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17350425
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/350425 | Self adapting iterative read calibration to retrieve data from memory cells | Jun 16, 2021 | Issued |
Array
(
[id] => 17485665
[patent_doc_number] => 20220093169
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-24
[patent_title] => MEMORY SYSTEM
[patent_app_type] => utility
[patent_app_number] => 17/349248
[patent_app_country] => US
[patent_app_date] => 2021-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13330
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17349248
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/349248 | Memory system | Jun 15, 2021 | Issued |
Array
(
[id] => 19566484
[patent_doc_number] => 12141255
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-12
[patent_title] => Method for authenticating a user on client equipment
[patent_app_type] => utility
[patent_app_number] => 17/304145
[patent_app_country] => US
[patent_app_date] => 2021-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 6114
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17304145
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/304145 | Method for authenticating a user on client equipment | Jun 14, 2021 | Issued |
Array
(
[id] => 18465059
[patent_doc_number] => 11689363
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-06-27
[patent_title] => Method for setting permissions for cryptographic keys, computer program and cryptographic processing system
[patent_app_type] => utility
[patent_app_number] => 17/304020
[patent_app_country] => US
[patent_app_date] => 2021-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5954
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17304020
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/304020 | Method for setting permissions for cryptographic keys, computer program and cryptographic processing system | Jun 13, 2021 | Issued |
Array
(
[id] => 18047708
[patent_doc_number] => 11521666
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-12-06
[patent_title] => High-density low voltage multi-element ferroelectric gain memory bit-cell with planar capacitors
[patent_app_type] => utility
[patent_app_number] => 17/346087
[patent_app_country] => US
[patent_app_date] => 2021-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 38
[patent_no_of_words] => 17379
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17346087
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/346087 | High-density low voltage multi-element ferroelectric gain memory bit-cell with planar capacitors | Jun 10, 2021 | Issued |
Array
(
[id] => 18073794
[patent_doc_number] => 11532635
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-12-20
[patent_title] => High-density low voltage multi-element ferroelectric gain memory bit-cell with pillar capacitors
[patent_app_type] => utility
[patent_app_number] => 17/346083
[patent_app_country] => US
[patent_app_date] => 2021-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 38
[patent_no_of_words] => 17383
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17346083
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/346083 | High-density low voltage multi-element ferroelectric gain memory bit-cell with pillar capacitors | Jun 10, 2021 | Issued |
Array
(
[id] => 18060438
[patent_doc_number] => 20220391524
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-08
[patent_title] => INTERCONNECTION OF PROTECTED INFORMATION BETWEEN COMPONENTS
[patent_app_type] => utility
[patent_app_number] => 17/340761
[patent_app_country] => US
[patent_app_date] => 2021-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3007
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 48
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17340761
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/340761 | Interconnection of protected information between components | Jun 6, 2021 | Issued |
Array
(
[id] => 18534068
[patent_doc_number] => 20230239145
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-07-27
[patent_title] => Method and device for managing a pairing request of a first device with a second device
[patent_app_type] => utility
[patent_app_number] => 18/002352
[patent_app_country] => US
[patent_app_date] => 2021-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8369
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18002352
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/002352 | Method and device for managing a pairing request of a first device with a second device | Jun 6, 2021 | Issued |
Array
(
[id] => 18876148
[patent_doc_number] => 11863989
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-01-02
[patent_title] => System and method for resisting quantum perturbation threats to quantum communication devices
[patent_app_type] => utility
[patent_app_number] => 17/340060
[patent_app_country] => US
[patent_app_date] => 2021-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7116
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 292
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17340060
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/340060 | System and method for resisting quantum perturbation threats to quantum communication devices | Jun 5, 2021 | Issued |
Array
(
[id] => 18053886
[patent_doc_number] => 11527277
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-12-13
[patent_title] => High-density low voltage ferroelectric memory bit-cell
[patent_app_type] => utility
[patent_app_number] => 17/339850
[patent_app_country] => US
[patent_app_date] => 2021-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 38
[patent_no_of_words] => 17346
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17339850
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/339850 | High-density low voltage ferroelectric memory bit-cell | Jun 3, 2021 | Issued |
Array
(
[id] => 17716419
[patent_doc_number] => 11380417
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-07-05
[patent_title] => Circuit to reduce gating overall system performance
[patent_app_type] => utility
[patent_app_number] => 17/338595
[patent_app_country] => US
[patent_app_date] => 2021-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 11149
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17338595
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/338595 | Circuit to reduce gating overall system performance | Jun 2, 2021 | Issued |
Array
(
[id] => 17941511
[patent_doc_number] => 11475970
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-10-18
[patent_title] => Bipolar read retry
[patent_app_type] => utility
[patent_app_number] => 17/337808
[patent_app_country] => US
[patent_app_date] => 2021-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 12
[patent_no_of_words] => 9815
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17337808
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/337808 | Bipolar read retry | Jun 2, 2021 | Issued |
Array
(
[id] => 18644815
[patent_doc_number] => 11768887
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-09-26
[patent_title] => Electronic evidence transfer
[patent_app_type] => utility
[patent_app_number] => 17/334920
[patent_app_country] => US
[patent_app_date] => 2021-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 5952
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17334920
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/334920 | Electronic evidence transfer | May 30, 2021 | Issued |
Array
(
[id] => 19014943
[patent_doc_number] => 11921874
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-03-05
[patent_title] => Method and system for protecting file using class distribution and sequential memory loading
[patent_app_type] => utility
[patent_app_number] => 17/333575
[patent_app_country] => US
[patent_app_date] => 2021-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 8423
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17333575
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/333575 | Method and system for protecting file using class distribution and sequential memory loading | May 27, 2021 | Issued |
Array
(
[id] => 17683220
[patent_doc_number] => 11367481
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-21
[patent_title] => Silicon-oxide-nitride-oxide-silicon based multi-level non-volatile memory device and methods of operation thereof
[patent_app_type] => utility
[patent_app_number] => 17/330179
[patent_app_country] => US
[patent_app_date] => 2021-05-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 22
[patent_no_of_words] => 15719
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17330179
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/330179 | Silicon-oxide-nitride-oxide-silicon based multi-level non-volatile memory device and methods of operation thereof | May 24, 2021 | Issued |