
David Robertson
Examiner (ID: 18617)
| Most Active Art Unit | 2121 |
| Art Unit(s) | 2163, 2127, 3623, 2121 |
| Total Applications | 304 |
| Issued Applications | 193 |
| Pending Applications | 23 |
| Abandoned Applications | 92 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17409997
[patent_doc_number] => 11250893
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-15
[patent_title] => Apparatuses and methods for setting a duty cycle adjuster for improving clock duty cycle
[patent_app_type] => utility
[patent_app_number] => 17/071107
[patent_app_country] => US
[patent_app_date] => 2020-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 15
[patent_no_of_words] => 16511
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17071107
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/071107 | Apparatuses and methods for setting a duty cycle adjuster for improving clock duty cycle | Oct 14, 2020 | Issued |
Array
(
[id] => 17409997
[patent_doc_number] => 11250893
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-15
[patent_title] => Apparatuses and methods for setting a duty cycle adjuster for improving clock duty cycle
[patent_app_type] => utility
[patent_app_number] => 17/071107
[patent_app_country] => US
[patent_app_date] => 2020-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 15
[patent_no_of_words] => 16511
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17071107
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/071107 | Apparatuses and methods for setting a duty cycle adjuster for improving clock duty cycle | Oct 14, 2020 | Issued |
Array
(
[id] => 16600406
[patent_doc_number] => 20210026937
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-28
[patent_title] => SESSION BASED ELASTIC LAYERING
[patent_app_type] => utility
[patent_app_number] => 17/066757
[patent_app_country] => US
[patent_app_date] => 2020-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5159
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17066757
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/066757 | SESSION BASED ELASTIC LAYERING | Oct 8, 2020 | Abandoned |
Array
(
[id] => 17310003
[patent_doc_number] => 11211128
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-12-28
[patent_title] => Performing threshold voltage offset bin selection by package for memory devices
[patent_app_type] => utility
[patent_app_number] => 17/061713
[patent_app_country] => US
[patent_app_date] => 2020-10-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 10959
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17061713
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/061713 | Performing threshold voltage offset bin selection by package for memory devices | Oct 1, 2020 | Issued |
Array
(
[id] => 18790336
[patent_doc_number] => 20230379150
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-23
[patent_title] => METHODS AND APPARATUSES FOR PROVIDING COMMUNICATION BETWEEN A SERVER AND A CLIENT DEVICE VIA A PROXY NODE
[patent_app_type] => utility
[patent_app_number] => 18/029069
[patent_app_country] => US
[patent_app_date] => 2020-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7217
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18029069
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/029069 | METHODS AND APPARATUSES FOR PROVIDING COMMUNICATION BETWEEN A SERVER AND A CLIENT DEVICE VIA A PROXY NODE | Sep 28, 2020 | Pending |
Array
(
[id] => 16943946
[patent_doc_number] => 11056194
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-06
[patent_title] => Method of erasing data in nonvolatile memory device, nonvolatile memory device performing the same and memory system including the same
[patent_app_type] => utility
[patent_app_number] => 17/036387
[patent_app_country] => US
[patent_app_date] => 2020-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 18
[patent_no_of_words] => 12883
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17036387
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/036387 | Method of erasing data in nonvolatile memory device, nonvolatile memory device performing the same and memory system including the same | Sep 28, 2020 | Issued |
Array
(
[id] => 16781413
[patent_doc_number] => 20210118492
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-22
[patent_title] => TWO-STAGE SIGNALING FOR VOLTAGE DRIVER COORDINATION IN INTEGRATED CIRCUIT MEMORY DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/037497
[patent_app_country] => US
[patent_app_date] => 2020-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6501
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17037497
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/037497 | Two-stage signaling for voltage driver coordination in integrated circuit memory devices | Sep 28, 2020 | Issued |
Array
(
[id] => 19101850
[patent_doc_number] => 20240121078
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-11
[patent_title] => METHOD FOR CONTROLLING VALIDITY OF AN ATTRIBUTE
[patent_app_type] => utility
[patent_app_number] => 17/768239
[patent_app_country] => US
[patent_app_date] => 2020-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4762
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17768239
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/768239 | Method for controlling validity of an attribute | Sep 27, 2020 | Issued |
Array
(
[id] => 16788975
[patent_doc_number] => 10991412
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-27
[patent_title] => Storage device and method for operating storage device
[patent_app_type] => utility
[patent_app_number] => 17/030766
[patent_app_country] => US
[patent_app_date] => 2020-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 21
[patent_no_of_words] => 7549
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17030766
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/030766 | Storage device and method for operating storage device | Sep 23, 2020 | Issued |
Array
(
[id] => 17529695
[patent_doc_number] => 11302393
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-12
[patent_title] => Techniques for programming a memory cell
[patent_app_type] => utility
[patent_app_number] => 17/024248
[patent_app_country] => US
[patent_app_date] => 2020-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 14399
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17024248
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/024248 | Techniques for programming a memory cell | Sep 16, 2020 | Issued |
Array
(
[id] => 17210474
[patent_doc_number] => 11170849
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-11-09
[patent_title] => Memory with select line voltage control
[patent_app_type] => utility
[patent_app_number] => 17/024126
[patent_app_country] => US
[patent_app_date] => 2020-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6085
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17024126
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/024126 | Memory with select line voltage control | Sep 16, 2020 | Issued |
Array
(
[id] => 17326262
[patent_doc_number] => 11217287
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-01-04
[patent_title] => Selectively squelching differential strobe input signal in memory-device testing system
[patent_app_type] => utility
[patent_app_number] => 17/021672
[patent_app_country] => US
[patent_app_date] => 2020-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 15411
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17021672
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/021672 | Selectively squelching differential strobe input signal in memory-device testing system | Sep 14, 2020 | Issued |
Array
(
[id] => 18720047
[patent_doc_number] => 11797392
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-24
[patent_title] => Backup and recovery of private information on edge devices onto surrogate edge devices
[patent_app_type] => utility
[patent_app_number] => 17/016164
[patent_app_country] => US
[patent_app_date] => 2020-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7700
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17016164
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/016164 | Backup and recovery of private information on edge devices onto surrogate edge devices | Sep 8, 2020 | Issued |
Array
(
[id] => 17152294
[patent_doc_number] => 11145381
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-10-12
[patent_title] => Memory with test function and test method thereof
[patent_app_type] => utility
[patent_app_number] => 17/015086
[patent_app_country] => US
[patent_app_date] => 2020-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 16
[patent_no_of_words] => 5829
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17015086
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/015086 | Memory with test function and test method thereof | Sep 8, 2020 | Issued |
Array
(
[id] => 18480239
[patent_doc_number] => 11693981
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-07-04
[patent_title] => Methods and systems for data self-protection
[patent_app_type] => utility
[patent_app_number] => 17/014025
[patent_app_country] => US
[patent_app_date] => 2020-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 14130
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17014025
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/014025 | Methods and systems for data self-protection | Sep 7, 2020 | Issued |
Array
(
[id] => 17047772
[patent_doc_number] => 11100961
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-24
[patent_title] => Semiconductor storage device
[patent_app_type] => utility
[patent_app_number] => 17/012673
[patent_app_country] => US
[patent_app_date] => 2020-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 12745
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 414
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17012673
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/012673 | Semiconductor storage device | Sep 3, 2020 | Issued |
Array
(
[id] => 17115289
[patent_doc_number] => 20210295886
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-23
[patent_title] => SEMICONDUCTOR STORAGE DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/010569
[patent_app_country] => US
[patent_app_date] => 2020-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12975
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17010569
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/010569 | Semiconductor storage device | Sep 1, 2020 | Issued |
Array
(
[id] => 17032576
[patent_doc_number] => 11094393
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-08-17
[patent_title] => Apparatus and method for clearing memory content
[patent_app_type] => utility
[patent_app_number] => 17/010037
[patent_app_country] => US
[patent_app_date] => 2020-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 10433
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17010037
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/010037 | Apparatus and method for clearing memory content | Sep 1, 2020 | Issued |
Array
(
[id] => 17842041
[patent_doc_number] => 20220279347
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-01
[patent_title] => METHOD FOR IDENTIFYING AND AUTHENTICATING A USER PROFILE FOR THE USE OF SERVICES ONBOARD A MOTOR VEHICLE
[patent_app_type] => utility
[patent_app_number] => 17/635369
[patent_app_country] => US
[patent_app_date] => 2020-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2380
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 247
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17635369
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/635369 | Method for identifying and authenticating a user profile for the use of services onboard a motor vehicle | Aug 30, 2020 | Issued |
Array
(
[id] => 18316842
[patent_doc_number] => 11630924
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-04-18
[patent_title] => Sharing data with a particular audience
[patent_app_type] => utility
[patent_app_number] => 17/006662
[patent_app_country] => US
[patent_app_date] => 2020-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 10589
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 300
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17006662
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/006662 | Sharing data with a particular audience | Aug 27, 2020 | Issued |