
David S. Blum
Examiner (ID: 16757, Phone: (571)272-1687 , Office: P/2813 )
| Most Active Art Unit | 2813 |
| Art Unit(s) | 2813 |
| Total Applications | 1924 |
| Issued Applications | 1781 |
| Pending Applications | 10 |
| Abandoned Applications | 143 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 13098859
[patent_doc_number] => 10068774
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-09-04
[patent_title] => Semiconductor device and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 15/829563
[patent_app_country] => US
[patent_app_date] => 2017-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 16
[patent_no_of_words] => 5138
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15829563
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/829563 | Semiconductor device and manufacturing method thereof | Nov 30, 2017 | Issued |
Array
(
[id] => 12263661
[patent_doc_number] => 20180082857
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-22
[patent_title] => 'ELECTRICAL INTERCONNECT STRUCTURE FOR AN EMBEDDED ELECTRONICS PACKAGE'
[patent_app_type] => utility
[patent_app_number] => 15/827199
[patent_app_country] => US
[patent_app_date] => 2017-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6439
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15827199
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/827199 | Electrical interconnect structure for an embedded electronics package | Nov 29, 2017 | Issued |
Array
(
[id] => 12263972
[patent_doc_number] => 20180083167
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-22
[patent_title] => 'METHOD OF MANUFACTURING LIGHT EMITTING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/827070
[patent_app_country] => US
[patent_app_date] => 2017-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5797
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15827070
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/827070 | Method of manufacturing light emitting device | Nov 29, 2017 | Issued |
Array
(
[id] => 12263732
[patent_doc_number] => 20180082928
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-22
[patent_title] => 'MANUFACUTING METHOD OF SEMICONDUCTOR STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 15/823297
[patent_app_country] => US
[patent_app_date] => 2017-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 7211
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15823297
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/823297 | Manufacuting method of semiconductor structure | Nov 26, 2017 | Issued |
Array
(
[id] => 12759472
[patent_doc_number] => 20180144992
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-24
[patent_title] => METHOD OF FABRICATION OF A FET TRANSISTOR HAVING AN OVERLAPPED GATE
[patent_app_type] => utility
[patent_app_number] => 15/816328
[patent_app_country] => US
[patent_app_date] => 2017-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4402
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15816328
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/816328 | Method of fabrication of a FET transistor having an overlapped gate | Nov 16, 2017 | Issued |
Array
(
[id] => 14267703
[patent_doc_number] => 10283422
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-05-07
[patent_title] => Ion implantation method and ion implantation apparatus
[patent_app_type] => utility
[patent_app_number] => 15/816838
[patent_app_country] => US
[patent_app_date] => 2017-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 23
[patent_no_of_words] => 17007
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15816838
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/816838 | Ion implantation method and ion implantation apparatus | Nov 16, 2017 | Issued |
Array
(
[id] => 12263731
[patent_doc_number] => 20180082927
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-22
[patent_title] => 'SEMICONDUCTOR STRUCTURE AND MANUFACUTING METHOD OF THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/815392
[patent_app_country] => US
[patent_app_date] => 2017-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 7207
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15815392
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/815392 | Semiconductor structure and manufacuting method of the same | Nov 15, 2017 | Issued |
Array
(
[id] => 12516144
[patent_doc_number] => 10002849
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-06-19
[patent_title] => Semiconductor package structure and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 15/815357
[patent_app_country] => US
[patent_app_date] => 2017-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 16
[patent_no_of_words] => 5457
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15815357
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/815357 | Semiconductor package structure and method for manufacturing the same | Nov 15, 2017 | Issued |
Array
(
[id] => 14151631
[patent_doc_number] => 10256205
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-09
[patent_title] => Variable ball height on ball grid array packages by solder paste transfer
[patent_app_type] => utility
[patent_app_number] => 15/812754
[patent_app_country] => US
[patent_app_date] => 2017-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 17
[patent_no_of_words] => 8044
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15812754
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/812754 | Variable ball height on ball grid array packages by solder paste transfer | Nov 13, 2017 | Issued |
Array
(
[id] => 13132119
[patent_doc_number] => 10083999
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-09-25
[patent_title] => Method for manufacturing thin film transistor (TFT) array substrate
[patent_app_type] => utility
[patent_app_number] => 15/575684
[patent_app_country] => US
[patent_app_date] => 2017-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 2483
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15575684
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/575684 | Method for manufacturing thin film transistor (TFT) array substrate | Nov 9, 2017 | Issued |
Array
(
[id] => 12233768
[patent_doc_number] => 20180066631
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-08
[patent_title] => 'SYSTEM AND METHODOLOGY FOR WIND COMPRESSION'
[patent_app_type] => utility
[patent_app_number] => 15/804972
[patent_app_country] => US
[patent_app_date] => 2017-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6818
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15804972
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/804972 | SYSTEM AND METHODOLOGY FOR WIND COMPRESSION | Nov 5, 2017 | Abandoned |
Array
(
[id] => 12188642
[patent_doc_number] => 20180047579
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-02-15
[patent_title] => 'Manufacturing Method of Semiconductor Device'
[patent_app_type] => utility
[patent_app_number] => 15/789971
[patent_app_country] => US
[patent_app_date] => 2017-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 6843
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15789971
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/789971 | Manufacturing method of semiconductor device | Oct 20, 2017 | Issued |
Array
(
[id] => 13019119
[patent_doc_number] => 10032676
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-07-24
[patent_title] => Vertical field effect transistor having U-shaped top spacer
[patent_app_type] => utility
[patent_app_number] => 15/788390
[patent_app_country] => US
[patent_app_date] => 2017-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 8589
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15788390
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/788390 | Vertical field effect transistor having U-shaped top spacer | Oct 18, 2017 | Issued |
Array
(
[id] => 12534744
[patent_doc_number] => 10008438
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-06-26
[patent_title] => Low profile leaded semiconductor package and method of fabricating the same
[patent_app_type] => utility
[patent_app_number] => 15/784706
[patent_app_country] => US
[patent_app_date] => 2017-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 34
[patent_figures_cnt] => 49
[patent_no_of_words] => 17414
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15784706
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/784706 | Low profile leaded semiconductor package and method of fabricating the same | Oct 15, 2017 | Issued |
Array
(
[id] => 14011893
[patent_doc_number] => 10224423
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-03-05
[patent_title] => Heterojunction bipolar transistor and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 15/783469
[patent_app_country] => US
[patent_app_date] => 2017-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 4008
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 221
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15783469
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/783469 | Heterojunction bipolar transistor and method of manufacturing the same | Oct 12, 2017 | Issued |
Array
(
[id] => 14204897
[patent_doc_number] => 10269569
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-23
[patent_title] => Semiconductor device and methods of manufacture
[patent_app_type] => utility
[patent_app_number] => 15/783153
[patent_app_country] => US
[patent_app_date] => 2017-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 11662
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15783153
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/783153 | Semiconductor device and methods of manufacture | Oct 12, 2017 | Issued |
Array
(
[id] => 12535320
[patent_doc_number] => 10008634
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-06-26
[patent_title] => Thin-film flip-chip light emitting diode having roughening surface and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 15/726673
[patent_app_country] => US
[patent_app_date] => 2017-10-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 3436
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15726673
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/726673 | Thin-film flip-chip light emitting diode having roughening surface and method for manufacturing the same | Oct 5, 2017 | Issued |
Array
(
[id] => 12596097
[patent_doc_number] => 20180090529
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-29
[patent_title] => SOLID-STATE IMAGE PICKUP DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/722887
[patent_app_country] => US
[patent_app_date] => 2017-10-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6297
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15722887
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/722887 | Solid-state image pickup device | Oct 1, 2017 | Issued |
Array
(
[id] => 12141109
[patent_doc_number] => 20180019192
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-18
[patent_title] => 'SEMICONDUCTOR PACKAGE'
[patent_app_type] => utility
[patent_app_number] => 15/718141
[patent_app_country] => US
[patent_app_date] => 2017-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 14508
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15718141
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/718141 | Semiconductor package | Sep 27, 2017 | Issued |
Array
(
[id] => 12596454
[patent_doc_number] => 20180090648
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-29
[patent_title] => METHOD FOR MANUFACTURING LIGHT EMITTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/717242
[patent_app_country] => US
[patent_app_date] => 2017-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7551
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15717242
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/717242 | Method for manufacturing light emitting device | Sep 26, 2017 | Issued |