
David S. Blum
Examiner (ID: 4450, Phone: (571)272-1687 , Office: P/2813 )
| Most Active Art Unit | 2813 |
| Art Unit(s) | 2813 |
| Total Applications | 1924 |
| Issued Applications | 1781 |
| Pending Applications | 10 |
| Abandoned Applications | 143 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 12355857
[patent_doc_number] => 09954133
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-04-24
[patent_title] => P-type chalcogenide and N-type silicon heterojunction infrared photodiodes and method of manufacturing thereof
[patent_app_type] => utility
[patent_app_number] => 15/406566
[patent_app_country] => US
[patent_app_date] => 2017-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 13
[patent_no_of_words] => 4575
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 33
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15406566
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/406566 | P-type chalcogenide and N-type silicon heterojunction infrared photodiodes and method of manufacturing thereof | Jan 12, 2017 | Issued |
Array
(
[id] => 14011647
[patent_doc_number] => 10224299
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-03-05
[patent_title] => Sintered solder for fine pitch first-level interconnect (FLI) applications
[patent_app_type] => utility
[patent_app_number] => 15/394460
[patent_app_country] => US
[patent_app_date] => 2016-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 17
[patent_no_of_words] => 5415
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15394460
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/394460 | Sintered solder for fine pitch first-level interconnect (FLI) applications | Dec 28, 2016 | Issued |
Array
(
[id] => 12477852
[patent_doc_number] => 09991205
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-06-05
[patent_title] => Semiconductor device and method
[patent_app_type] => utility
[patent_app_number] => 15/394003
[patent_app_country] => US
[patent_app_date] => 2016-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 8399
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15394003
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/394003 | Semiconductor device and method | Dec 28, 2016 | Issued |
Array
(
[id] => 12896242
[patent_doc_number] => 20180190589
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-05
[patent_title] => BENT-BRIDGE SEMICONDUCTIVE APPARATUS
[patent_app_type] => utility
[patent_app_number] => 15/394388
[patent_app_country] => US
[patent_app_date] => 2016-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8077
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -23
[patent_words_short_claim] => 36
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15394388
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/394388 | Bent-bridge semiconductive apparatus | Dec 28, 2016 | Issued |
Array
(
[id] => 12395802
[patent_doc_number] => 09966186
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-05-08
[patent_title] => Integrated circuits and coupled inductors with isotropic magnetic cores, and methods for fabricating the same
[patent_app_type] => utility
[patent_app_number] => 15/394212
[patent_app_country] => US
[patent_app_date] => 2016-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 16
[patent_no_of_words] => 4624
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15394212
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/394212 | Integrated circuits and coupled inductors with isotropic magnetic cores, and methods for fabricating the same | Dec 28, 2016 | Issued |
Array
(
[id] => 11946230
[patent_doc_number] => 20170250381
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-31
[patent_title] => 'SHADOW MASK, METHOD OF MANUFACTURING A SHADOW MASK AND METHOD OF MANUFACTURING A DISPLAY DEVICE USING A SHADOW MASK'
[patent_app_type] => utility
[patent_app_number] => 15/392573
[patent_app_country] => US
[patent_app_date] => 2016-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4683
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15392573
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/392573 | Shadow mask, method of manufacturing a shadow mask and method of manufacturing a display device using a shadow mask | Dec 27, 2016 | Issued |
Array
(
[id] => 13638803
[patent_doc_number] => 09846359
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-12-19
[patent_title] => Diffraction-based overlay marks and methods of overlay measurement
[patent_app_type] => utility
[patent_app_number] => 15/392297
[patent_app_country] => US
[patent_app_date] => 2016-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 24
[patent_no_of_words] => 8878
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 227
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15392297
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/392297 | Diffraction-based overlay marks and methods of overlay measurement | Dec 27, 2016 | Issued |
Array
(
[id] => 12478353
[patent_doc_number] => 09991373
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-06-05
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/370639
[patent_app_country] => US
[patent_app_date] => 2016-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 26
[patent_no_of_words] => 12634
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15370639
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/370639 | Semiconductor device | Dec 5, 2016 | Issued |
Array
(
[id] => 12936163
[patent_doc_number] => 09831285
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-11-28
[patent_title] => Photoelectric conversion apparatus and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 15/370842
[patent_app_country] => US
[patent_app_date] => 2016-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 18
[patent_no_of_words] => 6653
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15370842
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/370842 | Photoelectric conversion apparatus and method of manufacturing the same | Dec 5, 2016 | Issued |
Array
(
[id] => 13057469
[patent_doc_number] => 10050136
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-08-14
[patent_title] => High-power and high-frequency heterostructure field-effect transistor
[patent_app_type] => utility
[patent_app_number] => 15/371012
[patent_app_country] => US
[patent_app_date] => 2016-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 16
[patent_no_of_words] => 3099
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15371012
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/371012 | High-power and high-frequency heterostructure field-effect transistor | Dec 5, 2016 | Issued |
Array
(
[id] => 12936229
[patent_doc_number] => 09831308
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-11-28
[patent_title] => Semiconductor device having vertical semiconductor pillars
[patent_app_type] => utility
[patent_app_number] => 15/370721
[patent_app_country] => US
[patent_app_date] => 2016-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 18
[patent_no_of_words] => 2854
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15370721
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/370721 | Semiconductor device having vertical semiconductor pillars | Dec 5, 2016 | Issued |
Array
(
[id] => 11981273
[patent_doc_number] => 20170285427
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-10-05
[patent_title] => 'LIQUID CRYSTAL DISPLAY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/370692
[patent_app_country] => US
[patent_app_date] => 2016-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 13988
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15370692
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/370692 | Liquid crystal display device | Dec 5, 2016 | Issued |
Array
(
[id] => 13709261
[patent_doc_number] => 20170365585
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-12-21
[patent_title] => LED PACKAGE
[patent_app_type] => utility
[patent_app_number] => 15/370837
[patent_app_country] => US
[patent_app_date] => 2016-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5289
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15370837
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/370837 | LED package | Dec 5, 2016 | Issued |
Array
(
[id] => 11890926
[patent_doc_number] => 09761491
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-09-12
[patent_title] => 'Self-aligned deep contact for vertical FET'
[patent_app_type] => utility
[patent_app_number] => 15/370404
[patent_app_country] => US
[patent_app_date] => 2016-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 9
[patent_no_of_words] => 3220
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15370404
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/370404 | Self-aligned deep contact for vertical FET | Dec 5, 2016 | Issued |
Array
(
[id] => 11710607
[patent_doc_number] => 20170179106
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-22
[patent_title] => 'ELECTROSTATIC PROTECTION CIRCUIT, SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE, AND ELECTRONIC DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/370878
[patent_app_country] => US
[patent_app_date] => 2016-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7784
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15370878
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/370878 | Electrostatic protection circuit, semiconductor integrated circuit device, and electronic device | Dec 5, 2016 | Issued |
Array
(
[id] => 11517641
[patent_doc_number] => 20170084715
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-23
[patent_title] => 'DIODES WITH MULTIPLE JUNCTIONS'
[patent_app_type] => utility
[patent_app_number] => 15/365530
[patent_app_country] => US
[patent_app_date] => 2016-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 13875
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15365530
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/365530 | Diodes with multiple junctions | Nov 29, 2016 | Issued |
Array
(
[id] => 15109245
[patent_doc_number] => 10475955
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-12
[patent_title] => Method for producing a plurality of components, and component
[patent_app_type] => utility
[patent_app_number] => 15/779251
[patent_app_country] => US
[patent_app_date] => 2016-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 8404
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15779251
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/779251 | Method for producing a plurality of components, and component | Nov 29, 2016 | Issued |
Array
(
[id] => 11880593
[patent_doc_number] => 09751752
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-09-05
[patent_title] => 'Method of fabrication of Al/Ge bonding in a wafer packaging environment and a product produced therefrom'
[patent_app_type] => utility
[patent_app_number] => 15/364478
[patent_app_country] => US
[patent_app_date] => 2016-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 3017
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15364478
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/364478 | Method of fabrication of Al/Ge bonding in a wafer packaging environment and a product produced therefrom | Nov 29, 2016 | Issued |
Array
(
[id] => 13731033
[patent_doc_number] => 20180369984
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-27
[patent_title] => POLISHING METHOD
[patent_app_type] => utility
[patent_app_number] => 15/777745
[patent_app_country] => US
[patent_app_date] => 2016-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4395
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15777745
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/777745 | Polishing method | Nov 28, 2016 | Issued |
Array
(
[id] => 13598697
[patent_doc_number] => 20180350897
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-06
[patent_title] => METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/777681
[patent_app_country] => US
[patent_app_date] => 2016-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5244
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15777681
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/777681 | Method for manufacturing semiconductor device | Nov 16, 2016 | Issued |