
David Severin
Examiner (ID: 2762)
| Most Active Art Unit | 2303 |
| Art Unit(s) | 2303, 2512 |
| Total Applications | 554 |
| Issued Applications | 488 |
| Pending Applications | 0 |
| Abandoned Applications | 66 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 6655629
[patent_doc_number] => 20030105982
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-06-05
[patent_title] => 'Uninterruptible power supply unit'
[patent_app_type] => new
[patent_app_number] => 10/299825
[patent_app_country] => US
[patent_app_date] => 2002-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1482
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0105/20030105982.pdf
[firstpage_image] =>[orig_patent_app_number] => 10299825
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/299825 | Uninterruptible power supply unit for allowing a computer to wake up before receiving notification of power failure | Nov 19, 2002 | Issued |
Array
(
[id] => 736262
[patent_doc_number] => 07043649
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-05-09
[patent_title] => 'System clock power management for chips with multiple processing modules'
[patent_app_type] => utility
[patent_app_number] => 10/300348
[patent_app_country] => US
[patent_app_date] => 2002-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3057
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/043/07043649.pdf
[firstpage_image] =>[orig_patent_app_number] => 10300348
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/300348 | System clock power management for chips with multiple processing modules | Nov 19, 2002 | Issued |
Array
(
[id] => 7477130
[patent_doc_number] => 20040098633
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-05-20
[patent_title] => 'Apparatus and method for time synchronization of a plurality of multimedia streams'
[patent_app_type] => new
[patent_app_number] => 10/294271
[patent_app_country] => US
[patent_app_date] => 2002-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 7272
[patent_no_of_claims] => 43
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0098/20040098633.pdf
[firstpage_image] =>[orig_patent_app_number] => 10294271
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/294271 | Apparatus and method for time synchronization of a plurality of multimedia streams | Nov 13, 2002 | Issued |
Array
(
[id] => 663114
[patent_doc_number] => 07107476
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-09-12
[patent_title] => 'Memory system using non-distributed command/address clock signals'
[patent_app_type] => utility
[patent_app_number] => 10/293473
[patent_app_country] => US
[patent_app_date] => 2002-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1535
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/107/07107476.pdf
[firstpage_image] =>[orig_patent_app_number] => 10293473
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/293473 | Memory system using non-distributed command/address clock signals | Nov 13, 2002 | Issued |
Array
(
[id] => 7215467
[patent_doc_number] => 20040088597
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-05-06
[patent_title] => 'Redundant clock synthesizer'
[patent_app_type] => new
[patent_app_number] => 10/288938
[patent_app_country] => US
[patent_app_date] => 2002-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 9120
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0088/20040088597.pdf
[firstpage_image] =>[orig_patent_app_number] => 10288938
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/288938 | Redundant clock synthesizer | Nov 5, 2002 | Issued |
Array
(
[id] => 685520
[patent_doc_number] => 07082547
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-07-25
[patent_title] => 'Data signal processing method and data processor implementing independent and asynchronous system and data clocks'
[patent_app_type] => utility
[patent_app_number] => 10/289502
[patent_app_country] => US
[patent_app_date] => 2002-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5779
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/082/07082547.pdf
[firstpage_image] =>[orig_patent_app_number] => 10289502
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/289502 | Data signal processing method and data processor implementing independent and asynchronous system and data clocks | Nov 5, 2002 | Issued |
Array
(
[id] => 7214869
[patent_doc_number] => 20040088535
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-05-06
[patent_title] => 'Method, apparatus and computer program product for selecting computer system settings for various operating circumstances'
[patent_app_type] => new
[patent_app_number] => 10/286002
[patent_app_country] => US
[patent_app_date] => 2002-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3764
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0088/20040088535.pdf
[firstpage_image] =>[orig_patent_app_number] => 10286002
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/286002 | Method, apparatus and computer program product for selecting computer system settings for various operating circumstances | Oct 30, 2002 | Abandoned |
Array
(
[id] => 739696
[patent_doc_number] => 07039799
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-05-02
[patent_title] => 'Methods and structure for BIOS reconfiguration'
[patent_app_type] => utility
[patent_app_number] => 10/285267
[patent_app_country] => US
[patent_app_date] => 2002-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4972
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/039/07039799.pdf
[firstpage_image] =>[orig_patent_app_number] => 10285267
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/285267 | Methods and structure for BIOS reconfiguration | Oct 30, 2002 | Issued |
Array
(
[id] => 6841418
[patent_doc_number] => 20030146765
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-08-07
[patent_title] => 'Detecting network power connection status using AC signals'
[patent_app_type] => new
[patent_app_number] => 10/279269
[patent_app_country] => US
[patent_app_date] => 2002-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4863
[patent_no_of_claims] => 49
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0146/20030146765.pdf
[firstpage_image] =>[orig_patent_app_number] => 10279269
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/279269 | Detecting network power connection status using AC signals | Oct 23, 2002 | Issued |
Array
(
[id] => 947739
[patent_doc_number] => 06966007
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-11-15
[patent_title] => 'Performance control method for a computer'
[patent_app_type] => utility
[patent_app_number] => 10/279941
[patent_app_country] => US
[patent_app_date] => 2002-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 3519
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/966/06966007.pdf
[firstpage_image] =>[orig_patent_app_number] => 10279941
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/279941 | Performance control method for a computer | Oct 23, 2002 | Issued |
Array
(
[id] => 766082
[patent_doc_number] => 07013406
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-03-14
[patent_title] => 'Method and apparatus to dynamically change an operating frequency and operating voltage of an electronic device'
[patent_app_type] => utility
[patent_app_number] => 10/272154
[patent_app_country] => US
[patent_app_date] => 2002-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2962
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/013/07013406.pdf
[firstpage_image] =>[orig_patent_app_number] => 10272154
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/272154 | Method and apparatus to dynamically change an operating frequency and operating voltage of an electronic device | Oct 13, 2002 | Issued |
Array
(
[id] => 7460299
[patent_doc_number] => 20040068640
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-04-08
[patent_title] => 'Interlocked synchronous pipeline clock gating'
[patent_app_type] => new
[patent_app_number] => 10/262769
[patent_app_country] => US
[patent_app_date] => 2002-10-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 15046
[patent_no_of_claims] => 98
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0068/20040068640.pdf
[firstpage_image] =>[orig_patent_app_number] => 10262769
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/262769 | Interlocked synchronous pipeline clock gating | Oct 1, 2002 | Issued |
Array
(
[id] => 7282368
[patent_doc_number] => 20040064745
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-04-01
[patent_title] => 'Method and apparatus for controlling the rate at which instructions are executed by a microprocessor system'
[patent_app_type] => new
[patent_app_number] => 10/259720
[patent_app_country] => US
[patent_app_date] => 2002-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2094
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 40
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0064/20040064745.pdf
[firstpage_image] =>[orig_patent_app_number] => 10259720
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/259720 | Method and apparatus for controlling the rate at which instructions are executed by a microprocessor system | Sep 25, 2002 | Abandoned |
Array
(
[id] => 713280
[patent_doc_number] => 07062646
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-06-13
[patent_title] => 'Generic interface and framework to publish and monitor platform configuration'
[patent_app_type] => utility
[patent_app_number] => 10/254952
[patent_app_country] => US
[patent_app_date] => 2002-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3479
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/062/07062646.pdf
[firstpage_image] =>[orig_patent_app_number] => 10254952
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/254952 | Generic interface and framework to publish and monitor platform configuration | Sep 24, 2002 | Issued |
Array
(
[id] => 6780045
[patent_doc_number] => 20030051127
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-03-13
[patent_title] => 'Method of booting electronic apparatus, electronic apparatus and program'
[patent_app_type] => new
[patent_app_number] => 10/235017
[patent_app_country] => US
[patent_app_date] => 2002-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5417
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0051/20030051127.pdf
[firstpage_image] =>[orig_patent_app_number] => 10235017
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/235017 | Method of booting electronic apparatus, electronic apparatus and program | Sep 3, 2002 | Abandoned |
Array
(
[id] => 933456
[patent_doc_number] => 06981165
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-12-27
[patent_title] => 'Method and apparatus for handling an interrupt from a real-time clock to increment a program clock'
[patent_app_type] => utility
[patent_app_number] => 10/233731
[patent_app_country] => US
[patent_app_date] => 2002-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6720
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/981/06981165.pdf
[firstpage_image] =>[orig_patent_app_number] => 10233731
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/233731 | Method and apparatus for handling an interrupt from a real-time clock to increment a program clock | Sep 2, 2002 | Issued |
Array
(
[id] => 6857679
[patent_doc_number] => 20030131180
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-07-10
[patent_title] => 'Device for use in a network environment'
[patent_app_type] => new
[patent_app_number] => 10/233452
[patent_app_country] => US
[patent_app_date] => 2002-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2973
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 22
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0131/20030131180.pdf
[firstpage_image] =>[orig_patent_app_number] => 10233452
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/233452 | Device for use in a network environment | Sep 2, 2002 | Abandoned |
Array
(
[id] => 536502
[patent_doc_number] => 07191324
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-03-13
[patent_title] => 'Automatic computer configuration system, method and program making use of portable terminal'
[patent_app_type] => utility
[patent_app_number] => 10/231178
[patent_app_country] => US
[patent_app_date] => 2002-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 4267
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/191/07191324.pdf
[firstpage_image] =>[orig_patent_app_number] => 10231178
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/231178 | Automatic computer configuration system, method and program making use of portable terminal | Aug 29, 2002 | Issued |
Array
(
[id] => 649093
[patent_doc_number] => 07120811
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-10-10
[patent_title] => 'Method and apparatus for detection of a power management state based on a power control signal controlling main power to the computer system and a power control signal controlling power to system memory and waking up therefrom'
[patent_app_type] => utility
[patent_app_number] => 10/230715
[patent_app_country] => US
[patent_app_date] => 2002-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 2200
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/120/07120811.pdf
[firstpage_image] =>[orig_patent_app_number] => 10230715
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/230715 | Method and apparatus for detection of a power management state based on a power control signal controlling main power to the computer system and a power control signal controlling power to system memory and waking up therefrom | Aug 28, 2002 | Issued |
Array
(
[id] => 653677
[patent_doc_number] => 07114093
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-09-26
[patent_title] => 'Generic architecture and system for a programmable serial port having a shift register and state machine therein'
[patent_app_type] => utility
[patent_app_number] => 10/231526
[patent_app_country] => US
[patent_app_date] => 2002-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 16
[patent_no_of_words] => 11031
[patent_no_of_claims] => 65
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/114/07114093.pdf
[firstpage_image] =>[orig_patent_app_number] => 10231526
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/231526 | Generic architecture and system for a programmable serial port having a shift register and state machine therein | Aug 28, 2002 | Issued |