
David Silver
Examiner (ID: 8712, Phone: (571)272-8634 , Office: P/2123 )
| Most Active Art Unit | 2128 |
| Art Unit(s) | OPA, OPIM, 2123, 2128, 2127 |
| Total Applications | 331 |
| Issued Applications | 198 |
| Pending Applications | 10 |
| Abandoned Applications | 124 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18106085
[patent_doc_number] => 11545991
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-03
[patent_title] => Analog-to-digital converter with auto-zeroing residue amplification circuit
[patent_app_type] => utility
[patent_app_number] => 17/524542
[patent_app_country] => US
[patent_app_date] => 2021-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 18232
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17524542
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/524542 | Analog-to-digital converter with auto-zeroing residue amplification circuit | Nov 10, 2021 | Issued |
Array
(
[id] => 18898379
[patent_doc_number] => 20240013864
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-11
[patent_title] => SYSTEM AND METHOD FOR AUTO-CONFIGURABLE DATA COMPRESSION FRAMEWORK
[patent_app_type] => utility
[patent_app_number] => 18/035805
[patent_app_country] => US
[patent_app_date] => 2021-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10775
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18035805
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/035805 | System and method for auto-configurable data compression framework | Nov 10, 2021 | Issued |
Array
(
[id] => 20132779
[patent_doc_number] => 12375097
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-29
[patent_title] => Configurable DAC channels
[patent_app_type] => utility
[patent_app_number] => 18/032043
[patent_app_country] => US
[patent_app_date] => 2021-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 25
[patent_no_of_words] => 14705
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18032043
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/032043 | Configurable DAC channels | Oct 28, 2021 | Issued |
Array
(
[id] => 18849783
[patent_doc_number] => 20230412187
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-21
[patent_title] => DIGITALLY ENHANCED DIGITAL-TO-ANALOG CONVERTER RESOLUTION
[patent_app_type] => utility
[patent_app_number] => 18/031188
[patent_app_country] => US
[patent_app_date] => 2021-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9203
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18031188
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/031188 | Digitally enhanced digital-to-analog converter resolution | Oct 28, 2021 | Issued |
Array
(
[id] => 17796461
[patent_doc_number] => 20220255553
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-11
[patent_title] => HYBRID ANALOG-TO-DIGITAL CONVERTER
[patent_app_type] => utility
[patent_app_number] => 17/513476
[patent_app_country] => US
[patent_app_date] => 2021-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11076
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17513476
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/513476 | Hybrid analog-to-digital converter | Oct 27, 2021 | Issued |
Array
(
[id] => 17390257
[patent_doc_number] => 20220038109
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-03
[patent_title] => Current Operative Analog to Digital Converter (ADC)
[patent_app_type] => utility
[patent_app_number] => 17/503435
[patent_app_country] => US
[patent_app_date] => 2021-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 20978
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 288
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17503435
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/503435 | Current operative analog to digital converter (ADC) | Oct 17, 2021 | Issued |
Array
(
[id] => 18782771
[patent_doc_number] => 11824549
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-11-21
[patent_title] => Reference voltage buffer circuit
[patent_app_type] => utility
[patent_app_number] => 17/494494
[patent_app_country] => US
[patent_app_date] => 2021-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 15171
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 269
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17494494
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/494494 | Reference voltage buffer circuit | Oct 4, 2021 | Issued |
Array
(
[id] => 18913535
[patent_doc_number] => 11876530
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-01-16
[patent_title] => Low power bi-directional architecture for current output digital to analog conversion
[patent_app_type] => utility
[patent_app_number] => 17/491391
[patent_app_country] => US
[patent_app_date] => 2021-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 10230
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17491391
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/491391 | Low power bi-directional architecture for current output digital to analog conversion | Sep 29, 2021 | Issued |
Array
(
[id] => 17374230
[patent_doc_number] => 20220029282
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-27
[patent_title] => Low Dielectric, Low Loss Radomes
[patent_app_type] => utility
[patent_app_number] => 17/490831
[patent_app_country] => US
[patent_app_date] => 2021-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7699
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 35
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17490831
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/490831 | Low dielectric, low loss radomes | Sep 29, 2021 | Issued |
Array
(
[id] => 17600279
[patent_doc_number] => 20220149853
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-12
[patent_title] => ANALOG-TO-DIGITAL CONVERTER
[patent_app_type] => utility
[patent_app_number] => 17/488646
[patent_app_country] => US
[patent_app_date] => 2021-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2581
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17488646
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/488646 | Analog-to-digital converter | Sep 28, 2021 | Issued |
Array
(
[id] => 17374582
[patent_doc_number] => 20220029634
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-27
[patent_title] => Single-ended direct interface DAC feedback and current sink photo-diode sensor
[patent_app_type] => utility
[patent_app_number] => 17/488761
[patent_app_country] => US
[patent_app_date] => 2021-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 50857
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 204
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17488761
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/488761 | Single-ended direct interface DAC feedback and current sink photo-diode sensor | Sep 28, 2021 | Issued |
Array
(
[id] => 18304966
[patent_doc_number] => 11626883
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-04-11
[patent_title] => Power and area efficient digital-to-time converter with improved stability
[patent_app_type] => utility
[patent_app_number] => 17/449250
[patent_app_country] => US
[patent_app_date] => 2021-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5263
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17449250
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/449250 | Power and area efficient digital-to-time converter with improved stability | Sep 27, 2021 | Issued |
Array
(
[id] => 18984216
[patent_doc_number] => 11909411
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-02-20
[patent_title] => Reducing spurs in analog to digital and digital to analog conversions
[patent_app_type] => utility
[patent_app_number] => 17/482791
[patent_app_country] => US
[patent_app_date] => 2021-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4211
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17482791
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/482791 | Reducing spurs in analog to digital and digital to analog conversions | Sep 22, 2021 | Issued |
Array
(
[id] => 17347875
[patent_doc_number] => 20220014206
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-13
[patent_title] => High Resolution Analog to Digital Converter (ADC) with Improved Bandwidth
[patent_app_type] => utility
[patent_app_number] => 17/481912
[patent_app_country] => US
[patent_app_date] => 2021-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 38277
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 254
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17481912
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/481912 | High resolution analog to digital converter (ADC) with improved bandwidth | Sep 21, 2021 | Issued |
Array
(
[id] => 18032676
[patent_doc_number] => 11515881
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-11-29
[patent_title] => Analog to digital converter device and method for calibrating clock skew
[patent_app_type] => utility
[patent_app_number] => 17/447812
[patent_app_country] => US
[patent_app_date] => 2021-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6031
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17447812
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/447812 | Analog to digital converter device and method for calibrating clock skew | Sep 14, 2021 | Issued |
Array
(
[id] => 17319983
[patent_doc_number] => 20210409033
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-30
[patent_title] => ANALOG-TO-DIGITAL CONVERTER
[patent_app_type] => utility
[patent_app_number] => 17/474501
[patent_app_country] => US
[patent_app_date] => 2021-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9119
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17474501
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/474501 | Analog-to-digital converter | Sep 13, 2021 | Issued |
Array
(
[id] => 17430490
[patent_doc_number] => 20220058199
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-24
[patent_title] => Parallel Processing of Data Having Data Dependencies for Accelerating the Launch and Performance of Operating Systems and Other Computing Applications
[patent_app_type] => utility
[patent_app_number] => 17/467231
[patent_app_country] => US
[patent_app_date] => 2021-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15154
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17467231
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/467231 | Parallel processing of data having data dependencies for accelerating the launch and performance of operating systems and other computing applications | Sep 4, 2021 | Issued |
Array
(
[id] => 18156840
[patent_doc_number] => 11569841
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-31
[patent_title] => Data compression techniques using partitions and extraneous bit elimination
[patent_app_type] => utility
[patent_app_number] => 17/466954
[patent_app_country] => US
[patent_app_date] => 2021-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 19
[patent_no_of_words] => 9148
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17466954
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/466954 | Data compression techniques using partitions and extraneous bit elimination | Sep 2, 2021 | Issued |
Array
(
[id] => 17781074
[patent_doc_number] => 20220247424
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-04
[patent_title] => METHOD FOR OUTPUTTING A CURRENT AND CURRENT OUTPUT CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 17/464239
[patent_app_country] => US
[patent_app_date] => 2021-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4377
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17464239
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/464239 | Method for outputting a current and current output circuit | Aug 31, 2021 | Issued |
Array
(
[id] => 17293515
[patent_doc_number] => 20210389354
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-16
[patent_title] => Two-element High Accuracy Impedance Sensing Circuit with Increased Signal to Noise Ratio (SNR)
[patent_app_type] => utility
[patent_app_number] => 17/412579
[patent_app_country] => US
[patent_app_date] => 2021-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 54404
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 275
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17412579
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/412579 | Two-element high accuracy impedance sensing circuit with increased signal to noise ratio (SNR) | Aug 25, 2021 | Issued |