
David Silver
Examiner (ID: 8712, Phone: (571)272-8634 , Office: P/2123 )
| Most Active Art Unit | 2128 |
| Art Unit(s) | OPA, OPIM, 2123, 2128, 2127 |
| Total Applications | 331 |
| Issued Applications | 198 |
| Pending Applications | 10 |
| Abandoned Applications | 124 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 13471445
[patent_doc_number] => 20180287265
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-04
[patent_title] => PLANAR ANTENNA DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/896236
[patent_app_country] => US
[patent_app_date] => 2018-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14272
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15896236
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/896236 | Planar antenna device | Feb 13, 2018 | Issued |
Array
(
[id] => 13559735
[patent_doc_number] => 20180331415
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-15
[patent_title] => ELECTRONIC DEVICE AND ANTENNA STRUCTURE THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/895870
[patent_app_country] => US
[patent_app_date] => 2018-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4116
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15895870
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/895870 | Electronic device and antenna structure thereof | Feb 12, 2018 | Issued |
Array
(
[id] => 14692873
[patent_doc_number] => 20190245552
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-08
[patent_title] => DIFFERENTIAL OUTPUT PGIA ARCHITECTURE
[patent_app_type] => utility
[patent_app_number] => 15/890127
[patent_app_country] => US
[patent_app_date] => 2018-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3274
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15890127
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/890127 | Differential output PGIA architecture | Feb 5, 2018 | Issued |
Array
(
[id] => 16593442
[patent_doc_number] => 10902717
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-26
[patent_title] => Electronic apparatus, control method thereof, remote control apparatus, and control method thereof
[patent_app_type] => utility
[patent_app_number] => 15/888724
[patent_app_country] => US
[patent_app_date] => 2018-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5832
[patent_no_of_claims] => 42
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15888724
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/888724 | Electronic apparatus, control method thereof, remote control apparatus, and control method thereof | Feb 4, 2018 | Issued |
Array
(
[id] => 13756285
[patent_doc_number] => 10171101
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-01-01
[patent_title] => Modulators
[patent_app_type] => utility
[patent_app_number] => 15/882347
[patent_app_country] => US
[patent_app_date] => 2018-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 6349
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15882347
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/882347 | Modulators | Jan 28, 2018 | Issued |
Array
(
[id] => 13147013
[patent_doc_number] => 10090848
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-10-02
[patent_title] => Data converters systematic error calibration using on chip generated precise reference signal
[patent_app_type] => utility
[patent_app_number] => 15/871060
[patent_app_country] => US
[patent_app_date] => 2018-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 5095
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15871060
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/871060 | Data converters systematic error calibration using on chip generated precise reference signal | Jan 13, 2018 | Issued |
Array
(
[id] => 13147023
[patent_doc_number] => 10090853
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-10-02
[patent_title] => Analog-to-digital conversion device
[patent_app_type] => utility
[patent_app_number] => 15/867734
[patent_app_country] => US
[patent_app_date] => 2018-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3839
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15867734
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/867734 | Analog-to-digital conversion device | Jan 10, 2018 | Issued |
Array
(
[id] => 13322163
[patent_doc_number] => 20180212619
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-26
[patent_title] => CONTINUOUS DELTA-SIGMA MODULATOR FOR SUPPORTING MULTI-MODE
[patent_app_type] => utility
[patent_app_number] => 15/868786
[patent_app_country] => US
[patent_app_date] => 2018-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6632
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15868786
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/868786 | Continuous delta-sigma modulator for supporting multi-mode | Jan 10, 2018 | Issued |
Array
(
[id] => 13044429
[patent_doc_number] => 10044361
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-08-07
[patent_title] => Amplifying circuit, analog to digital converter with multi-stage conversion range and related conversion method
[patent_app_type] => utility
[patent_app_number] => 15/867664
[patent_app_country] => US
[patent_app_date] => 2018-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4414
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15867664
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/867664 | Amplifying circuit, analog to digital converter with multi-stage conversion range and related conversion method | Jan 9, 2018 | Issued |
Array
(
[id] => 12718648
[patent_doc_number] => 20180131382
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-10
[patent_title] => Method And Apparatus For Calibration Of A Time Interleaved ADC
[patent_app_type] => utility
[patent_app_number] => 15/865798
[patent_app_country] => US
[patent_app_date] => 2018-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9325
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15865798
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/865798 | Method And Apparatus For Calibration Of A Time Interleaved ADC | Jan 8, 2018 | Abandoned |
Array
(
[id] => 12534429
[patent_doc_number] => 10008333
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-06-26
[patent_title] => Capacitor circuit, circuit device, physical quantity detecting device, electronic apparatus, and moving object
[patent_app_type] => utility
[patent_app_number] => 15/862992
[patent_app_country] => US
[patent_app_date] => 2018-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 19
[patent_no_of_words] => 14923
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15862992
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/862992 | Capacitor circuit, circuit device, physical quantity detecting device, electronic apparatus, and moving object | Jan 4, 2018 | Issued |
Array
(
[id] => 13421329
[patent_doc_number] => 20180262207
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-13
[patent_title] => ELIMINATION OF ELECTRONIC DATA TRANSACTION REQUEST MESSAGES RECEIVED FROM A COMMON SOURCE
[patent_app_type] => utility
[patent_app_number] => 15/857162
[patent_app_country] => US
[patent_app_date] => 2017-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 39364
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 241
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15857162
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/857162 | Elimination of electronic data transaction request messages received from a common source | Dec 27, 2017 | Issued |
Array
(
[id] => 13007331
[patent_doc_number] => 10027343
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-07-17
[patent_title] => Circuit and method for generating reference signals for hybrid analog-to-digital convertors
[patent_app_type] => utility
[patent_app_number] => 15/856663
[patent_app_country] => US
[patent_app_date] => 2017-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 8074
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 225
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15856663
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/856663 | Circuit and method for generating reference signals for hybrid analog-to-digital convertors | Dec 27, 2017 | Issued |
Array
(
[id] => 13215985
[patent_doc_number] => 10122372
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-11-06
[patent_title] => Circuit including calibration for offset voltage compensation
[patent_app_type] => utility
[patent_app_number] => 15/853143
[patent_app_country] => US
[patent_app_date] => 2017-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 5079
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 228
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15853143
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/853143 | Circuit including calibration for offset voltage compensation | Dec 21, 2017 | Issued |
Array
(
[id] => 13294339
[patent_doc_number] => 10158373
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-12-18
[patent_title] => Reference disturbance mitigation in successive approximation register analog to digital converter
[patent_app_type] => utility
[patent_app_number] => 15/849234
[patent_app_country] => US
[patent_app_date] => 2017-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7495
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15849234
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/849234 | Reference disturbance mitigation in successive approximation register analog to digital converter | Dec 19, 2017 | Issued |
Array
(
[id] => 14477755
[patent_doc_number] => 20190190530
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-20
[patent_title] => SIGNAL PATH LINEARIZATION
[patent_app_type] => utility
[patent_app_number] => 15/845796
[patent_app_country] => US
[patent_app_date] => 2017-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13153
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -25
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15845796
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/845796 | Signal path linearization | Dec 17, 2017 | Issued |
Array
(
[id] => 16216771
[patent_doc_number] => 10732576
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-04
[patent_title] => Method for calibrating a time-to-digital converter system and time-to-digital converter system
[patent_app_type] => utility
[patent_app_number] => 16/477265
[patent_app_country] => US
[patent_app_date] => 2017-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 7
[patent_no_of_words] => 4813
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16477265
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/477265 | Method for calibrating a time-to-digital converter system and time-to-digital converter system | Dec 7, 2017 | Issued |
Array
(
[id] => 16133839
[patent_doc_number] => 10700698
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-30
[patent_title] => Linearization circuit and method for linearizing a measurement signal
[patent_app_type] => utility
[patent_app_number] => 16/469326
[patent_app_country] => US
[patent_app_date] => 2017-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7217
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 211
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16469326
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/469326 | Linearization circuit and method for linearizing a measurement signal | Dec 6, 2017 | Issued |
Array
(
[id] => 14037245
[patent_doc_number] => 10230386
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-03-12
[patent_title] => Method of offset calibration in a successive approximation register analog-to-digital converter and a successive approximation register analog-to-digital converter
[patent_app_type] => utility
[patent_app_number] => 15/835373
[patent_app_country] => US
[patent_app_date] => 2017-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 18
[patent_no_of_words] => 10594
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15835373
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/835373 | Method of offset calibration in a successive approximation register analog-to-digital converter and a successive approximation register analog-to-digital converter | Dec 6, 2017 | Issued |
Array
(
[id] => 12825718
[patent_doc_number] => 20180167078
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-14
[patent_title] => METHOD OF DIGITAL-TO-ANALOG CONVERTER MISMATCH CALIBRATION IN A SUCCESSIVE APPROXIMATION REGISTER ANALOG-TO-DIGITAL CONVERTER AND A SUCCESSIVE APPROXIMATION REGISTER ANALOG-TO-DIGITAL CONVERTER
[patent_app_type] => utility
[patent_app_number] => 15/833796
[patent_app_country] => US
[patent_app_date] => 2017-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9293
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15833796
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/833796 | Method of digital-to-analog converter mismatch calibration in a successive approximation register analog-to-digital converter and a successive approximation register analog-to-digital converter | Dec 5, 2017 | Issued |