
David Silver
Examiner (ID: 8712, Phone: (571)272-8634 , Office: P/2123 )
| Most Active Art Unit | 2128 |
| Art Unit(s) | OPA, OPIM, 2123, 2128, 2127 |
| Total Applications | 331 |
| Issued Applications | 198 |
| Pending Applications | 10 |
| Abandoned Applications | 124 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10557625
[patent_doc_number] => 09281834
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-03-08
[patent_title] => 'N-path interleaving analog-to-digital converter (ADC) with offset gain and timing mismatch calibration'
[patent_app_type] => utility
[patent_app_number] => 14/927077
[patent_app_country] => US
[patent_app_date] => 2015-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 13
[patent_no_of_words] => 5742
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14927077
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/927077 | N-path interleaving analog-to-digital converter (ADC) with offset gain and timing mismatch calibration | Oct 28, 2015 | Issued |
Array
(
[id] => 12213364
[patent_doc_number] => 09910167
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-03-06
[patent_title] => 'Method for digitalizing scintillation pulse'
[patent_app_type] => utility
[patent_app_number] => 15/541220
[patent_app_country] => US
[patent_app_date] => 2015-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 11655
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15541220
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/541220 | Method for digitalizing scintillation pulse | Oct 26, 2015 | Issued |
Array
(
[id] => 10618407
[patent_doc_number] => 09337863
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-05-10
[patent_title] => 'Methods and apparatus for rational compression and decompression of numbers'
[patent_app_type] => utility
[patent_app_number] => 14/923775
[patent_app_country] => US
[patent_app_date] => 2015-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 7669
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14923775
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/923775 | Methods and apparatus for rational compression and decompression of numbers | Oct 26, 2015 | Issued |
Array
(
[id] => 10703804
[patent_doc_number] => 20160049951
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-02-18
[patent_title] => 'HARDWARE COMPRESSION TO FIND BACKWARD REFERENCES WITH MULTI-LEVEL HASHES'
[patent_app_type] => utility
[patent_app_number] => 14/922374
[patent_app_country] => US
[patent_app_date] => 2015-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6582
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14922374
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/922374 | Hardware compression to find backward references with multi-level hashes | Oct 25, 2015 | Issued |
Array
(
[id] => 11776762
[patent_doc_number] => 09385748
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-07-05
[patent_title] => 'Parallel dictionary-based compression encoder'
[patent_app_type] => utility
[patent_app_number] => 14/887908
[patent_app_country] => US
[patent_app_date] => 2015-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 14890
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14887908
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/887908 | Parallel dictionary-based compression encoder | Oct 19, 2015 | Issued |
Array
(
[id] => 10780806
[patent_doc_number] => 20160126962
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-05-05
[patent_title] => 'CLOCK GENERATION CIRCUIT, SUCCESSIVE COMPARISON A/D CONVERTER, AND INTEGRATED CIRCUIT DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/880927
[patent_app_country] => US
[patent_app_date] => 2015-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 12406
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14880927
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/880927 | Clock generation circuit, successive comparison A/D converter, and integrated circuit device | Oct 11, 2015 | Issued |
Array
(
[id] => 11188144
[patent_doc_number] => 09419564
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-08-16
[patent_title] => 'Symmetric linear equalization circuit with increased gain'
[patent_app_type] => utility
[patent_app_number] => 14/869346
[patent_app_country] => US
[patent_app_date] => 2015-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 14
[patent_no_of_words] => 5657
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14869346
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/869346 | Symmetric linear equalization circuit with increased gain | Sep 28, 2015 | Issued |
Array
(
[id] => 10632174
[patent_doc_number] => 09350335
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-05-24
[patent_title] => 'Single stage latency combined multiplexer and latch circuit'
[patent_app_type] => utility
[patent_app_number] => 14/863880
[patent_app_country] => US
[patent_app_date] => 2015-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 4446
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14863880
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/863880 | Single stage latency combined multiplexer and latch circuit | Sep 23, 2015 | Issued |
Array
(
[id] => 11771013
[patent_doc_number] => 09379731
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-06-28
[patent_title] => 'Closed loop linearized VCO-based ADC'
[patent_app_type] => utility
[patent_app_number] => 14/863200
[patent_app_country] => US
[patent_app_date] => 2015-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6248
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14863200
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/863200 | Closed loop linearized VCO-based ADC | Sep 22, 2015 | Issued |
Array
(
[id] => 11765628
[patent_doc_number] => 09374101
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-06-21
[patent_title] => 'Sensor device including high-resolution analog to digital converter'
[patent_app_type] => utility
[patent_app_number] => 14/863398
[patent_app_country] => US
[patent_app_date] => 2015-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 21
[patent_no_of_words] => 12269
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14863398
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/863398 | Sensor device including high-resolution analog to digital converter | Sep 22, 2015 | Issued |
Array
(
[id] => 10667658
[patent_doc_number] => 20160013803
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-01-14
[patent_title] => 'SYSTEMS AND METHODS FOR PROVIDING A PIPELINED ANALOG-TO-DIGITAL CONVERTER'
[patent_app_type] => utility
[patent_app_number] => 14/860074
[patent_app_country] => US
[patent_app_date] => 2015-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 3129
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14860074
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/860074 | Systems and methods for providing a pipelined analog-to-digital converter | Sep 20, 2015 | Issued |
Array
(
[id] => 11360839
[patent_doc_number] => 09537502
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-01-03
[patent_title] => 'Method and apparatus for calibration of a time interleaved ADC'
[patent_app_type] => utility
[patent_app_number] => 14/858793
[patent_app_country] => US
[patent_app_date] => 2015-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 9350
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14858793
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/858793 | Method and apparatus for calibration of a time interleaved ADC | Sep 17, 2015 | Issued |
Array
(
[id] => 11188227
[patent_doc_number] => 09419648
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-08-16
[patent_title] => 'Supporting data compression using match scoring'
[patent_app_type] => utility
[patent_app_number] => 14/858752
[patent_app_country] => US
[patent_app_date] => 2015-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 14304
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14858752
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/858752 | Supporting data compression using match scoring | Sep 17, 2015 | Issued |
Array
(
[id] => 10625145
[patent_doc_number] => 09344103
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-05-17
[patent_title] => 'High-resolution time-to-digital converter and method thereof'
[patent_app_type] => utility
[patent_app_number] => 14/854495
[patent_app_country] => US
[patent_app_date] => 2015-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 4641
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14854495
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/854495 | High-resolution time-to-digital converter and method thereof | Sep 14, 2015 | Issued |
Array
(
[id] => 11334174
[patent_doc_number] => 09525427
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-12-20
[patent_title] => 'Test and measurement instrument including asynchronous time-interleaved digitizer using harmonic mixing and a linear time-periodic filter'
[patent_app_type] => utility
[patent_app_number] => 14/851937
[patent_app_country] => US
[patent_app_date] => 2015-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 4311
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14851937
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/851937 | Test and measurement instrument including asynchronous time-interleaved digitizer using harmonic mixing and a linear time-periodic filter | Sep 10, 2015 | Issued |
Array
(
[id] => 14254053
[patent_doc_number] => 10277239
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-30
[patent_title] => Averaging modules
[patent_app_type] => utility
[patent_app_number] => 15/757003
[patent_app_country] => US
[patent_app_date] => 2015-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2920
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15757003
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/757003 | Averaging modules | Sep 10, 2015 | Issued |
Array
(
[id] => 10591249
[patent_doc_number] => 09312872
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-04-12
[patent_title] => 'Signal converter'
[patent_app_type] => utility
[patent_app_number] => 14/845023
[patent_app_country] => US
[patent_app_date] => 2015-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 4514
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14845023
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/845023 | Signal converter | Sep 2, 2015 | Issued |
Array
(
[id] => 11940273
[patent_doc_number] => 20170244424
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-24
[patent_title] => 'HYBRID ANALOG-TO-DIGITAL CONVERTER USING DIGITAL SLOPE ANALOG-TO-DIGITAL CONVERTER AND RELATED HYBRID ANALOG-TO-DIGITAL CONVERSION METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 15/506234
[patent_app_country] => US
[patent_app_date] => 2015-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5547
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15506234
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/506234 | Hybrid analog-to-digital converter using digital slope analog-to-digital converter and related hybrid analog-to-digital conversion method thereof | Aug 26, 2015 | Issued |
Array
(
[id] => 10710681
[patent_doc_number] => 20160056828
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-02-25
[patent_title] => 'SEMICONDUCTOR DEVICE, ELECTRONIC DEVICE AND SENSING METHOD'
[patent_app_type] => utility
[patent_app_number] => 14/830623
[patent_app_country] => US
[patent_app_date] => 2015-08-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 15976
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14830623
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/830623 | Semiconductor device, electronic device and sensing method | Aug 18, 2015 | Issued |
Array
(
[id] => 10632216
[patent_doc_number] => 09350377
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-05-24
[patent_title] => 'Digital-to-analog converter with local interleaving and resampling'
[patent_app_type] => utility
[patent_app_number] => 14/827598
[patent_app_country] => US
[patent_app_date] => 2015-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 6120
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14827598
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/827598 | Digital-to-analog converter with local interleaving and resampling | Aug 16, 2015 | Issued |