David Ton

Array ( [id] => 4616611 [patent_doc_number] => 07992064 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-08-02 [patent_title] => 'Selecting a scan topology' [patent_app_type] => utility [patent_app_number] => 12/511968 [patent_app_country] => US [patent_app_date] => 2009-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 29 [patent_no_of_words] => 14519 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 15 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/992/07992064.pdf [firstpage_image] =>[orig_patent_app_number] => 12511968 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5486771 [patent_doc_number] => 20090276536 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-11-05 [patent_title] => 'DISTRIBUTION METHOD, PREFERABLY APPLIED IN A STREAMING SYSTEM' [patent_app_type] => utility [patent_app_number] => 12/503437 [patent_app_country] => US [patent_app_date] => 2009-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 12665 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0276/20090276536.pdf [firstpage_image] =>[orig_patent_app_number] => 12503437 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8120225 [patent_doc_number] => 08161334 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2012-04-17 [patent_title] => 'Externally maintained remap information' [patent_app_type] => utility [patent_app_number] => 12/495032 [patent_app_country] => US [patent_app_date] => 2009-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 6748 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 46 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/161/08161334.pdf [firstpage_image] =>[orig_patent_app_number] => 12495032 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6363657 [patent_doc_number] => 20100332923 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-12-30 [patent_title] => 'SYSTEM AND METHOD RESPONSIVE TO A RATE OF CHANGE OF A PERFORMANCE PARAMETER OF A MEMORY' [patent_app_type] => utility [patent_app_number] => 12/494222 [patent_app_country] => US [patent_app_date] => 2009-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 7306 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0332/20100332923.pdf [firstpage_image] =>[orig_patent_app_number] => 12494222 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5467622 [patent_doc_number] => 20090327822 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-12-31 [patent_title] => 'TEST APPARATUS AND TEST METHOD' [patent_app_type] => utility [patent_app_number] => 12/487615 [patent_app_country] => US [patent_app_date] => 2009-06-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 7379 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0327/20090327822.pdf [firstpage_image] =>[orig_patent_app_number] => 12487615 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8308733 [patent_doc_number] => 08230286 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2012-07-24 [patent_title] => 'Processor reliability improvement using automatic hardware disablement' [patent_app_type] => utility [patent_app_number] => 12/485517 [patent_app_country] => US [patent_app_date] => 2009-06-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2647 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 37 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12485517 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6492173 [patent_doc_number] => 20100042879 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-02-18 [patent_title] => 'Method of memory build-in self-test' [patent_app_type] => utility [patent_app_number] => 12/475521 [patent_app_country] => US [patent_app_date] => 2009-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 2192 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0042/20100042879.pdf [firstpage_image] =>[orig_patent_app_number] => 12475521 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4441235 [patent_doc_number] => 07971115 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-06-28 [patent_title] => 'Method and apparatus for detecting and correcting errors in a parallel to serial circuit' [patent_app_type] => utility [patent_app_number] => 12/474248 [patent_app_country] => US [patent_app_date] => 2009-05-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5144 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/971/07971115.pdf [firstpage_image] =>[orig_patent_app_number] => 12474248 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6227770 [patent_doc_number] => 20100058127 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-03-04 [patent_title] => 'SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 12/469778 [patent_app_country] => US [patent_app_date] => 2009-05-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 8970 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0058/20100058127.pdf [firstpage_image] =>[orig_patent_app_number] => 12469778 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4600757 [patent_doc_number] => 07984347 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-07-19 [patent_title] => 'System and method for sharing a communications link between multiple communications protocols' [patent_app_type] => utility [patent_app_number] => 12/464468 [patent_app_country] => US [patent_app_date] => 2009-05-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 43 [patent_no_of_words] => 17082 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/984/07984347.pdf [firstpage_image] =>[orig_patent_app_number] => 12464468 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7756615 [patent_doc_number] => 08112682 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-02-07 [patent_title] => 'Method and device for bad-block testing' [patent_app_type] => utility [patent_app_number] => 12/428485 [patent_app_country] => US [patent_app_date] => 2009-04-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 7750 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/112/08112682.pdf [firstpage_image] =>[orig_patent_app_number] => 12428485 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9023546 [patent_doc_number] => 08533544 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-09-10 [patent_title] => 'System for tree sequence testing of a device and method for tree sequence testing of a device in a test framework architecture' [patent_app_type] => utility [patent_app_number] => 13/257334 [patent_app_country] => US [patent_app_date] => 2009-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4422 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13257334 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5356456 [patent_doc_number] => 20090187800 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-07-23 [patent_title] => 'PHASE SHIFTER WITH REDUCED LINEAR DEPENDENCY' [patent_app_type] => utility [patent_app_number] => 12/412267 [patent_app_country] => US [patent_app_date] => 2009-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 9473 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0187/20090187800.pdf [firstpage_image] =>[orig_patent_app_number] => 12412267 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6364960 [patent_doc_number] => 20100251030 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-09-30 [patent_title] => 'Apparatus, System and Method for a Go/No Go Link Integrity Tester' [patent_app_type] => utility [patent_app_number] => 12/410634 [patent_app_country] => US [patent_app_date] => 2009-03-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3528 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0251/20100251030.pdf [firstpage_image] =>[orig_patent_app_number] => 12410634 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5317720 [patent_doc_number] => 20090282318 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-11-12 [patent_title] => 'SEMICONDUCTOR MEMORY DEVICE' [patent_app_type] => utility [patent_app_number] => 12/410192 [patent_app_country] => US [patent_app_date] => 2009-03-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 7841 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0282/20090282318.pdf [firstpage_image] =>[orig_patent_app_number] => 12410192 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8355079 [patent_doc_number] => 08250423 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-08-21 [patent_title] => 'Method and system for improving performance of broadcast/multicast transmissions' [patent_app_type] => utility [patent_app_number] => 12/410008 [patent_app_country] => US [patent_app_date] => 2009-03-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7745 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 164 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12410008 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 146814 [patent_doc_number] => 07689930 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-03-30 [patent_title] => 'Navigation of an N-dimensional hierarchical structure using a 2-dimensional controller' [patent_app_type] => utility [patent_app_number] => 12/406396 [patent_app_country] => US [patent_app_date] => 2009-03-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2363 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 12 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/689/07689930.pdf [firstpage_image] =>[orig_patent_app_number] => 12406396 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5387502 [patent_doc_number] => 20090228747 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-09-10 [patent_title] => 'Test system for conducting Parallel bit test' [patent_app_type] => utility [patent_app_number] => 12/382026 [patent_app_country] => US [patent_app_date] => 2009-03-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 7375 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0228/20090228747.pdf [firstpage_image] =>[orig_patent_app_number] => 12382026 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5475977 [patent_doc_number] => 20090249143 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-10-01 [patent_title] => 'SCAN CONTROL METHOD, SCAN CONTROL CIRCUIT AND APPARATUS' [patent_app_type] => utility [patent_app_number] => 12/396818 [patent_app_country] => US [patent_app_date] => 2009-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 6330 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0249/20090249143.pdf [firstpage_image] =>[orig_patent_app_number] => 12396818 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5387507 [patent_doc_number] => 20090228752 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-09-10 [patent_title] => 'SEMICONDUCTOR INTEGRATED CIRCUIT' [patent_app_type] => utility [patent_app_number] => 12/396745 [patent_app_country] => US [patent_app_date] => 2009-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 11359 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0228/20090228752.pdf [firstpage_image] =>[orig_patent_app_number] => 12396745 [rel_patent_id] =>[rel_patent_doc_number] =>)