David Ton

Array ( [id] => 5273680 [patent_doc_number] => 20090077456 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-03-19 [patent_title] => 'Methods and apparatus to generate multiple CRCs' [patent_app_type] => utility [patent_app_number] => 12/213579 [patent_app_country] => US [patent_app_date] => 2008-06-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5818 [patent_no_of_claims] => 49 [patent_no_of_ind_claims] => 14 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0077/20090077456.pdf [firstpage_image] =>[orig_patent_app_number] => 12213579 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4665498 [patent_doc_number] => 20080256405 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-10-16 [patent_title] => 'COMPILABLE MEMORY STRUCTURE AND TEST METHODOLOGY FOR BOTH ASIC AND FOUNDRY TEST ENVIRONMENTS' [patent_app_type] => utility [patent_app_number] => 12/143007 [patent_app_country] => US [patent_app_date] => 2008-06-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3143 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0256/20080256405.pdf [firstpage_image] =>[orig_patent_app_number] => 12143007 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7726376 [patent_doc_number] => 08099656 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-01-17 [patent_title] => 'Reed solomon decoder' [patent_app_type] => utility [patent_app_number] => 12/214730 [patent_app_country] => US [patent_app_date] => 2008-06-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5545 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/099/08099656.pdf [firstpage_image] =>[orig_patent_app_number] => 12214730 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 28421 [patent_doc_number] => 07797595 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-09-14 [patent_title] => 'Serially decoded digital device testing' [patent_app_type] => utility [patent_app_number] => 12/141284 [patent_app_country] => US [patent_app_date] => 2008-06-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 5733 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 62 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/797/07797595.pdf [firstpage_image] =>[orig_patent_app_number] => 12141284 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4684055 [patent_doc_number] => 20080250281 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-10-09 [patent_title] => 'METHODS AND APPARATUS FOR MONITORING INTERNAL SIGNALS IN AN INTEGRATED CIRCUIT' [patent_app_type] => utility [patent_app_number] => 12/140266 [patent_app_country] => US [patent_app_date] => 2008-06-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4898 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0250/20080250281.pdf [firstpage_image] =>[orig_patent_app_number] => 12140266 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 28426 [patent_doc_number] => 07797600 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-09-14 [patent_title] => 'Method and apparatus for testing a ring of non-scan latches with logic built-in self-test' [patent_app_type] => utility [patent_app_number] => 12/139114 [patent_app_country] => US [patent_app_date] => 2008-06-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 5366 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/797/07797600.pdf [firstpage_image] =>[orig_patent_app_number] => 12139114 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5375951 [patent_doc_number] => 20090313512 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-12-17 [patent_title] => 'APPARATUS AND METHOD FOR MEMORY CARD TESTING' [patent_app_type] => utility [patent_app_number] => 12/138485 [patent_app_country] => US [patent_app_date] => 2008-06-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2603 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0313/20090313512.pdf [firstpage_image] =>[orig_patent_app_number] => 12138485 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 146890 [patent_doc_number] => 07694198 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-04-06 [patent_title] => 'Self-repairing of microprocessor array structures' [patent_app_type] => utility [patent_app_number] => 12/138129 [patent_app_country] => US [patent_app_date] => 2008-06-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4966 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/694/07694198.pdf [firstpage_image] =>[orig_patent_app_number] => 12138129 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7537697 [patent_doc_number] => 08051340 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-11-01 [patent_title] => 'System and method for balancing delay of signal communication paths through well voltage adjustment' [patent_app_type] => utility [patent_app_number] => 12/136359 [patent_app_country] => US [patent_app_date] => 2008-06-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 3694 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/051/08051340.pdf [firstpage_image] =>[orig_patent_app_number] => 12136359 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 213393 [patent_doc_number] => 07624312 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-11-24 [patent_title] => 'System, apparatus, computer program product for performing operational validation with limited CPU use of a communications network' [patent_app_type] => utility [patent_app_number] => 12/131068 [patent_app_country] => US [patent_app_date] => 2008-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2345 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/624/07624312.pdf [firstpage_image] =>[orig_patent_app_number] => 12131068 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4586980 [patent_doc_number] => 07849375 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-12-07 [patent_title] => 'Semiconductor test system' [patent_app_type] => utility [patent_app_number] => 12/128057 [patent_app_country] => US [patent_app_date] => 2008-05-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2452 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/849/07849375.pdf [firstpage_image] =>[orig_patent_app_number] => 12128057 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4947418 [patent_doc_number] => 20080303544 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-12-11 [patent_title] => 'DELAY MEASURING DEVICE AND SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 12/127369 [patent_app_country] => US [patent_app_date] => 2008-05-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 7354 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0303/20080303544.pdf [firstpage_image] =>[orig_patent_app_number] => 12127369 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 58730 [patent_doc_number] => 07770078 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-08-03 [patent_title] => 'Integrated circuit communication self-testing' [patent_app_type] => utility [patent_app_number] => 12/153795 [patent_app_country] => US [patent_app_date] => 2008-05-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 2489 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/770/07770078.pdf [firstpage_image] =>[orig_patent_app_number] => 12153795 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4522840 [patent_doc_number] => 07917820 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2011-03-29 [patent_title] => 'Testing an embedded core' [patent_app_type] => utility [patent_app_number] => 12/123867 [patent_app_country] => US [patent_app_date] => 2008-05-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 8111 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/917/07917820.pdf [firstpage_image] =>[orig_patent_app_number] => 12123867 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5553985 [patent_doc_number] => 20090287971 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-11-19 [patent_title] => 'METHOD AND APPARATUS FOR TESTING A RANDOM ACCESS MEMORY DEVICE' [patent_app_type] => utility [patent_app_number] => 12/121512 [patent_app_country] => US [patent_app_date] => 2008-05-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1197 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0287/20090287971.pdf [firstpage_image] =>[orig_patent_app_number] => 12121512 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9284 [patent_doc_number] => 07814386 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-10-12 [patent_title] => 'Built in self test for input/output characterization' [patent_app_type] => utility [patent_app_number] => 12/117268 [patent_app_country] => US [patent_app_date] => 2008-05-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 8079 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 175 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/814/07814386.pdf [firstpage_image] =>[orig_patent_app_number] => 12117268 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4815277 [patent_doc_number] => 20080195908 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-08-14 [patent_title] => 'METHOD AND APPARATUS FOR GENERATING EXPECT DATA FROM A CAPTURED BIT PATTERN, AND MEMORY DEVICE USING SAME' [patent_app_type] => utility [patent_app_number] => 12/106061 [patent_app_country] => US [patent_app_date] => 2008-04-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 15614 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0195/20080195908.pdf [firstpage_image] =>[orig_patent_app_number] => 12106061 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5475974 [patent_doc_number] => 20090249140 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-10-01 [patent_title] => 'METHOD FOR MANAGING DEFECT BLOCKS IN NON-VOLATILE MEMORY' [patent_app_type] => utility [patent_app_number] => 12/057234 [patent_app_country] => US [patent_app_date] => 2008-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1485 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0249/20090249140.pdf [firstpage_image] =>[orig_patent_app_number] => 12057234 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 76656 [patent_doc_number] => 07757141 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-07-13 [patent_title] => 'Automatically extensible addressing for shared array built-in self-test (ABIST) circuitry' [patent_app_type] => utility [patent_app_number] => 12/055595 [patent_app_country] => US [patent_app_date] => 2008-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1932 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/757/07757141.pdf [firstpage_image] =>[orig_patent_app_number] => 12055595 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 69073 [patent_doc_number] => 07761754 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-07-20 [patent_title] => 'Techniques for testing memory circuits' [patent_app_type] => utility [patent_app_number] => 12/055099 [patent_app_country] => US [patent_app_date] => 2008-03-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 13 [patent_no_of_words] => 10151 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/761/07761754.pdf [firstpage_image] =>[orig_patent_app_number] => 12055099 [rel_patent_id] =>[rel_patent_doc_number] =>)