
David Vu
Examiner (ID: 216, Phone: (571)272-1798 , Office: P/2818 )
| Most Active Art Unit | 2818 |
| Art Unit(s) | 2818 |
| Total Applications | 2019 |
| Issued Applications | 1695 |
| Pending Applications | 88 |
| Abandoned Applications | 267 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19138151
[patent_doc_number] => 11973127
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-30
[patent_title] => Semiconductor structure with source/drain structure having modified shape
[patent_app_type] => utility
[patent_app_number] => 17/089138
[patent_app_country] => US
[patent_app_date] => 2020-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 9230
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17089138
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/089138 | Semiconductor structure with source/drain structure having modified shape | Nov 3, 2020 | Issued |
Array
(
[id] => 16660775
[patent_doc_number] => 20210057412
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-25
[patent_title] => Integrated Circuit Having a Vertical Power MOS Transistor
[patent_app_type] => utility
[patent_app_number] => 17/088711
[patent_app_country] => US
[patent_app_date] => 2020-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5670
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17088711
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/088711 | Integrated circuit having a vertical power MOS transistor | Nov 3, 2020 | Issued |
Array
(
[id] => 17683359
[patent_doc_number] => 11367623
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-21
[patent_title] => Structure and method to expose memory cells with different sizes
[patent_app_type] => utility
[patent_app_number] => 17/070461
[patent_app_country] => US
[patent_app_date] => 2020-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 15
[patent_no_of_words] => 7387
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17070461
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/070461 | Structure and method to expose memory cells with different sizes | Oct 13, 2020 | Issued |
Array
(
[id] => 16601494
[patent_doc_number] => 20210028025
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-28
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR PLANARIZING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/067409
[patent_app_country] => US
[patent_app_date] => 2020-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3096
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17067409
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/067409 | Semiconductor device and method for planarizing the same | Oct 8, 2020 | Issued |
Array
(
[id] => 16586406
[patent_doc_number] => 20210020808
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-21
[patent_title] => Light Emitting Unit and Display device
[patent_app_type] => utility
[patent_app_number] => 17/065312
[patent_app_country] => US
[patent_app_date] => 2020-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4903
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17065312
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/065312 | Light emitting unit and display device | Oct 6, 2020 | Issued |
Array
(
[id] => 17840735
[patent_doc_number] => 20220278041
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-01
[patent_title] => SILICON TRANSFORMER INTEGRATED CHIP
[patent_app_type] => utility
[patent_app_number] => 17/640991
[patent_app_country] => US
[patent_app_date] => 2020-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7799
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17640991
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/640991 | Silicon transformer integrated chip | Oct 6, 2020 | Issued |
Array
(
[id] => 17652962
[patent_doc_number] => 11355704
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-07
[patent_title] => Resistive random access memory and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 17/037039
[patent_app_country] => US
[patent_app_date] => 2020-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 45
[patent_no_of_words] => 8313
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17037039
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/037039 | Resistive random access memory and manufacturing method thereof | Sep 28, 2020 | Issued |
Array
(
[id] => 16715555
[patent_doc_number] => 20210082702
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-18
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/033925
[patent_app_country] => US
[patent_app_date] => 2020-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 24973
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -24
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17033925
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/033925 | Semiconductor device and manufacturing method thereof | Sep 27, 2020 | Issued |
Array
(
[id] => 19277404
[patent_doc_number] => 12027537
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-02
[patent_title] => Array substrate, display panel and display device
[patent_app_type] => utility
[patent_app_number] => 17/298333
[patent_app_country] => US
[patent_app_date] => 2020-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 3752
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 228
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17298333
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/298333 | Array substrate, display panel and display device | Sep 27, 2020 | Issued |
Array
(
[id] => 17509522
[patent_doc_number] => 20220102625
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-31
[patent_title] => METAL OXIDE LINER FOR CROSS-POINT PHASE CHANGE MEMORY CELL
[patent_app_type] => utility
[patent_app_number] => 17/033271
[patent_app_country] => US
[patent_app_date] => 2020-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12553
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17033271
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/033271 | Metal oxide liner for cross-point phase change memory cell | Sep 24, 2020 | Issued |
Array
(
[id] => 18670099
[patent_doc_number] => 11777011
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-03
[patent_title] => Integrated circuitry, method used in the fabrication of a vertical transistor, and method used in the fabrication of integrated circuitry
[patent_app_type] => utility
[patent_app_number] => 17/026629
[patent_app_country] => US
[patent_app_date] => 2020-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5308
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 218
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17026629
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/026629 | Integrated circuitry, method used in the fabrication of a vertical transistor, and method used in the fabrication of integrated circuitry | Sep 20, 2020 | Issued |
Array
(
[id] => 18371813
[patent_doc_number] => 11651995
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-05-16
[patent_title] => Memory devices
[patent_app_type] => utility
[patent_app_number] => 17/026525
[patent_app_country] => US
[patent_app_date] => 2020-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 11131
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17026525
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/026525 | Memory devices | Sep 20, 2020 | Issued |
Array
(
[id] => 17448217
[patent_doc_number] => 20220068722
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-03
[patent_title] => Array Of Vertical Transistors, An Array Of Memory Cells Comprising An Array Of Vertical Transistors, And A Method Used In Forming An Array Of Vertical Transistors
[patent_app_type] => utility
[patent_app_number] => 17/023142
[patent_app_country] => US
[patent_app_date] => 2020-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5706
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -35
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17023142
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/023142 | Array of vertical transistors, an array of memory cells comprising an array of vertical transistors, and a method used in forming an array of vertical transistors | Sep 15, 2020 | Issued |
Array
(
[id] => 16966261
[patent_doc_number] => 20210217760
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-15
[patent_title] => THREE-DIMENSIONAL SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/021416
[patent_app_country] => US
[patent_app_date] => 2020-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 22690
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17021416
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/021416 | Three-dimensional semiconductor memory device | Sep 14, 2020 | Issued |
Array
(
[id] => 18721655
[patent_doc_number] => 11799012
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-24
[patent_title] => Semiconductor device and method for fabricating the same
[patent_app_type] => utility
[patent_app_number] => 17/012088
[patent_app_country] => US
[patent_app_date] => 2020-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 3295
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17012088
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/012088 | Semiconductor device and method for fabricating the same | Sep 3, 2020 | Issued |
Array
(
[id] => 16529051
[patent_doc_number] => 20200403132
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-24
[patent_title] => VERTICAL SOLID-STATE DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/013381
[patent_app_country] => US
[patent_app_date] => 2020-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 20470
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17013381
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/013381 | Vertical solid-state devices | Sep 3, 2020 | Issued |
Array
(
[id] => 17530108
[patent_doc_number] => 11302809
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-12
[patent_title] => Semiconductor device and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 17/011404
[patent_app_country] => US
[patent_app_date] => 2020-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 10547
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17011404
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/011404 | Semiconductor device and manufacturing method thereof | Sep 2, 2020 | Issued |
Array
(
[id] => 19183857
[patent_doc_number] => 11990458
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-21
[patent_title] => Light emitting diode display device
[patent_app_type] => utility
[patent_app_number] => 17/421684
[patent_app_country] => US
[patent_app_date] => 2020-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 9167
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17421684
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/421684 | Light emitting diode display device | Sep 1, 2020 | Issued |
Array
(
[id] => 17517028
[patent_doc_number] => 11296189
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-05
[patent_title] => Method for depositing a phosphorus doped silicon arsenide film and related semiconductor device structures
[patent_app_type] => utility
[patent_app_number] => 17/009093
[patent_app_country] => US
[patent_app_date] => 2020-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 3895
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17009093
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/009093 | Method for depositing a phosphorus doped silicon arsenide film and related semiconductor device structures | Aug 31, 2020 | Issued |
Array
(
[id] => 17439035
[patent_doc_number] => 11264376
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-01
[patent_title] => Bipolar semiconductor device and method for manufacturing such a semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/003255
[patent_app_country] => US
[patent_app_date] => 2020-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 18
[patent_no_of_words] => 4472
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17003255
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/003255 | Bipolar semiconductor device and method for manufacturing such a semiconductor device | Aug 25, 2020 | Issued |