
David Vu
Examiner (ID: 8926, Phone: (571)272-1798 , Office: P/2818 )
| Most Active Art Unit | 2818 |
| Art Unit(s) | 2818 |
| Total Applications | 2048 |
| Issued Applications | 1711 |
| Pending Applications | 95 |
| Abandoned Applications | 268 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18371813
[patent_doc_number] => 11651995
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-05-16
[patent_title] => Memory devices
[patent_app_type] => utility
[patent_app_number] => 17/026525
[patent_app_country] => US
[patent_app_date] => 2020-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 11131
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17026525
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/026525 | Memory devices | Sep 20, 2020 | Issued |
Array
(
[id] => 17448217
[patent_doc_number] => 20220068722
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-03
[patent_title] => Array Of Vertical Transistors, An Array Of Memory Cells Comprising An Array Of Vertical Transistors, And A Method Used In Forming An Array Of Vertical Transistors
[patent_app_type] => utility
[patent_app_number] => 17/023142
[patent_app_country] => US
[patent_app_date] => 2020-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5706
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -35
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17023142
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/023142 | Array of vertical transistors, an array of memory cells comprising an array of vertical transistors, and a method used in forming an array of vertical transistors | Sep 15, 2020 | Issued |
Array
(
[id] => 16966261
[patent_doc_number] => 20210217760
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-15
[patent_title] => THREE-DIMENSIONAL SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/021416
[patent_app_country] => US
[patent_app_date] => 2020-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 22690
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17021416
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/021416 | Three-dimensional semiconductor memory device | Sep 14, 2020 | Issued |
Array
(
[id] => 18721655
[patent_doc_number] => 11799012
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-24
[patent_title] => Semiconductor device and method for fabricating the same
[patent_app_type] => utility
[patent_app_number] => 17/012088
[patent_app_country] => US
[patent_app_date] => 2020-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 3295
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17012088
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/012088 | Semiconductor device and method for fabricating the same | Sep 3, 2020 | Issued |
Array
(
[id] => 16529051
[patent_doc_number] => 20200403132
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-24
[patent_title] => VERTICAL SOLID-STATE DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/013381
[patent_app_country] => US
[patent_app_date] => 2020-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 20470
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17013381
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/013381 | Vertical solid-state devices | Sep 3, 2020 | Issued |
Array
(
[id] => 17530108
[patent_doc_number] => 11302809
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-12
[patent_title] => Semiconductor device and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 17/011404
[patent_app_country] => US
[patent_app_date] => 2020-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 10547
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17011404
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/011404 | Semiconductor device and manufacturing method thereof | Sep 2, 2020 | Issued |
Array
(
[id] => 19183857
[patent_doc_number] => 11990458
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-21
[patent_title] => Light emitting diode display device
[patent_app_type] => utility
[patent_app_number] => 17/421684
[patent_app_country] => US
[patent_app_date] => 2020-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 9167
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17421684
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/421684 | Light emitting diode display device | Sep 1, 2020 | Issued |
Array
(
[id] => 17517028
[patent_doc_number] => 11296189
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-05
[patent_title] => Method for depositing a phosphorus doped silicon arsenide film and related semiconductor device structures
[patent_app_type] => utility
[patent_app_number] => 17/009093
[patent_app_country] => US
[patent_app_date] => 2020-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 3895
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17009093
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/009093 | Method for depositing a phosphorus doped silicon arsenide film and related semiconductor device structures | Aug 31, 2020 | Issued |
Array
(
[id] => 17439035
[patent_doc_number] => 11264376
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-01
[patent_title] => Bipolar semiconductor device and method for manufacturing such a semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/003255
[patent_app_country] => US
[patent_app_date] => 2020-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 18
[patent_no_of_words] => 4472
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17003255
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/003255 | Bipolar semiconductor device and method for manufacturing such a semiconductor device | Aug 25, 2020 | Issued |
Array
(
[id] => 17677087
[patent_doc_number] => 20220190254
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-16
[patent_title] => ORGANIC LIGHT-EMITTING DIODE DEVICE AND DISPLAY PANEL
[patent_app_type] => utility
[patent_app_number] => 17/261603
[patent_app_country] => US
[patent_app_date] => 2020-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3319
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17261603
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/261603 | Organic light-emitting diode device and display panel | Aug 25, 2020 | Issued |
Array
(
[id] => 17270500
[patent_doc_number] => 11195931
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-12-07
[patent_title] => Gate structure, semiconductor device and the method of forming semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/994865
[patent_app_country] => US
[patent_app_date] => 2020-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 5800
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16994865
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/994865 | Gate structure, semiconductor device and the method of forming semiconductor device | Aug 16, 2020 | Issued |
Array
(
[id] => 17263125
[patent_doc_number] => 20210376110
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-02
[patent_title] => METHOD OF FABRICATING DIODE STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 16/993245
[patent_app_country] => US
[patent_app_date] => 2020-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4022
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 264
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16993245
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/993245 | Method of fabricating diode structure | Aug 12, 2020 | Issued |
Array
(
[id] => 17529979
[patent_doc_number] => 11302679
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-12
[patent_title] => Manufacturing method of micro-LED display panel
[patent_app_type] => utility
[patent_app_number] => 16/990998
[patent_app_country] => US
[patent_app_date] => 2020-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 6721
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16990998
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/990998 | Manufacturing method of micro-LED display panel | Aug 10, 2020 | Issued |
Array
(
[id] => 17758108
[patent_doc_number] => 11398407
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-07-26
[patent_title] => Semiconductor device and fabrication method thereof
[patent_app_type] => utility
[patent_app_number] => 16/987556
[patent_app_country] => US
[patent_app_date] => 2020-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 15
[patent_no_of_words] => 7190
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 208
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16987556
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/987556 | Semiconductor device and fabrication method thereof | Aug 6, 2020 | Issued |
Array
(
[id] => 17886831
[patent_doc_number] => 20220302309
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-22
[patent_title] => Strain Enhanced SiC Power Semiconductor Device and Method of Manufacturing
[patent_app_type] => utility
[patent_app_number] => 17/633804
[patent_app_country] => US
[patent_app_date] => 2020-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4874
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17633804
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/633804 | Strain enhanced SiC power semiconductor device and method of manufacturing | Aug 6, 2020 | Issued |
Array
(
[id] => 19598534
[patent_doc_number] => 12156410
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-26
[patent_title] => Memory device
[patent_app_type] => utility
[patent_app_number] => 17/629804
[patent_app_country] => US
[patent_app_date] => 2020-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 79
[patent_figures_cnt] => 187
[patent_no_of_words] => 36422
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17629804
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/629804 | Memory device | Jul 30, 2020 | Issued |
Array
(
[id] => 17196105
[patent_doc_number] => 11164872
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-11-02
[patent_title] => Underbody contact to horizontal access devices for vertical three-dimensional (3D) memory
[patent_app_type] => utility
[patent_app_number] => 16/943163
[patent_app_country] => US
[patent_app_date] => 2020-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 33
[patent_no_of_words] => 18302
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16943163
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/943163 | Underbody contact to horizontal access devices for vertical three-dimensional (3D) memory | Jul 29, 2020 | Issued |
Array
(
[id] => 17544190
[patent_doc_number] => 11309324
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-19
[patent_title] => Compact memory cell with a shared conductive word line and methods of making such a memory cell
[patent_app_type] => utility
[patent_app_number] => 16/940522
[patent_app_country] => US
[patent_app_date] => 2020-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 4330
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 217
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16940522
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/940522 | Compact memory cell with a shared conductive word line and methods of making such a memory cell | Jul 27, 2020 | Issued |
Array
(
[id] => 17239613
[patent_doc_number] => 11183505
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-11-23
[patent_title] => Process for fabricating medium-voltage transistors and corresponding integrated circuit
[patent_app_type] => utility
[patent_app_number] => 16/939603
[patent_app_country] => US
[patent_app_date] => 2020-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 14
[patent_no_of_words] => 4592
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16939603
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/939603 | Process for fabricating medium-voltage transistors and corresponding integrated circuit | Jul 26, 2020 | Issued |
Array
(
[id] => 17825994
[patent_doc_number] => 11430951
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-30
[patent_title] => Resistive memory cell with switching layer comprising one or more dopants
[patent_app_type] => utility
[patent_app_number] => 16/939455
[patent_app_country] => US
[patent_app_date] => 2020-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 32
[patent_no_of_words] => 15175
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16939455
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/939455 | Resistive memory cell with switching layer comprising one or more dopants | Jul 26, 2020 | Issued |