
David Vu
Examiner (ID: 216, Phone: (571)272-1798 , Office: P/2818 )
| Most Active Art Unit | 2818 |
| Art Unit(s) | 2818 |
| Total Applications | 2019 |
| Issued Applications | 1695 |
| Pending Applications | 88 |
| Abandoned Applications | 267 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18175193
[patent_doc_number] => 11574910
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-02-07
[patent_title] => Device with air-gaps to reduce coupling capacitance and process for forming such
[patent_app_type] => utility
[patent_app_number] => 16/457677
[patent_app_country] => US
[patent_app_date] => 2019-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6943
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16457677
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/457677 | Device with air-gaps to reduce coupling capacitance and process for forming such | Jun 27, 2019 | Issued |
Array
(
[id] => 14938631
[patent_doc_number] => 20190304954
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-03
[patent_title] => 3D IC PACKAGE WITH RDL INTERPOSER AND RELATED METHOD
[patent_app_type] => utility
[patent_app_number] => 16/447335
[patent_app_country] => US
[patent_app_date] => 2019-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5975
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16447335
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/447335 | 3D IC package with RDL interposer and related method | Jun 19, 2019 | Issued |
Array
(
[id] => 14938811
[patent_doc_number] => 20190305044
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-03
[patent_title] => MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/447370
[patent_app_country] => US
[patent_app_date] => 2019-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17507
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16447370
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/447370 | Memory device and method of manufacturing the same | Jun 19, 2019 | Issued |
Array
(
[id] => 16865811
[patent_doc_number] => 11024564
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-01
[patent_title] => Packaged electronic device with film isolated power stack
[patent_app_type] => utility
[patent_app_number] => 16/445836
[patent_app_country] => US
[patent_app_date] => 2019-06-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 15
[patent_no_of_words] => 7086
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16445836
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/445836 | Packaged electronic device with film isolated power stack | Jun 18, 2019 | Issued |
Array
(
[id] => 15351921
[patent_doc_number] => 20200013852
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-09
[patent_title] => METAL-INSULATOR METAL STRUCTURE AND METHOD OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/445290
[patent_app_country] => US
[patent_app_date] => 2019-06-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6822
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16445290
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/445290 | Metal-insulator metal structure and method of forming the same | Jun 18, 2019 | Issued |
Array
(
[id] => 16042691
[patent_doc_number] => 10683204
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-16
[patent_title] => Semiconductor arrangement and formation thereof
[patent_app_type] => utility
[patent_app_number] => 16/443174
[patent_app_country] => US
[patent_app_date] => 2019-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 14
[patent_no_of_words] => 4635
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16443174
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/443174 | Semiconductor arrangement and formation thereof | Jun 16, 2019 | Issued |
Array
(
[id] => 20205661
[patent_doc_number] => 12408458
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-02
[patent_title] => Photoelectric conversion element and light receiving device
[patent_app_type] => utility
[patent_app_number] => 17/250329
[patent_app_country] => US
[patent_app_date] => 2019-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 43
[patent_figures_cnt] => 51
[patent_no_of_words] => 22947
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17250329
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/250329 | Photoelectric conversion element and light receiving device | Jun 13, 2019 | Issued |
Array
(
[id] => 18236175
[patent_doc_number] => 11600743
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-03-07
[patent_title] => High efficient microdevices
[patent_app_type] => utility
[patent_app_number] => 16/428103
[patent_app_country] => US
[patent_app_date] => 2019-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 51
[patent_figures_cnt] => 97
[patent_no_of_words] => 22182
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16428103
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/428103 | High efficient microdevices | May 30, 2019 | Issued |
Array
(
[id] => 15756725
[patent_doc_number] => 10620471
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-14
[patent_title] => Curved display
[patent_app_type] => utility
[patent_app_number] => 16/421070
[patent_app_country] => US
[patent_app_date] => 2019-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 8212
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 223
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16421070
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/421070 | Curved display | May 22, 2019 | Issued |
Array
(
[id] => 15922091
[patent_doc_number] => 10658294
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-19
[patent_title] => Structure and method for flexible power staple insertion
[patent_app_type] => utility
[patent_app_number] => 16/411237
[patent_app_country] => US
[patent_app_date] => 2019-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 5735
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 196
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16411237
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/411237 | Structure and method for flexible power staple insertion | May 13, 2019 | Issued |
Array
(
[id] => 14784791
[patent_doc_number] => 20190267293
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-29
[patent_title] => Strain Enhancement for FinFETs
[patent_app_type] => utility
[patent_app_number] => 16/410127
[patent_app_country] => US
[patent_app_date] => 2019-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5362
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16410127
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/410127 | Strain enhancement for FinFETs | May 12, 2019 | Issued |
Array
(
[id] => 14784959
[patent_doc_number] => 20190267377
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-29
[patent_title] => Integrated Circuit Having a Vertical Power MOS Transistor
[patent_app_type] => utility
[patent_app_number] => 16/405067
[patent_app_country] => US
[patent_app_date] => 2019-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5631
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16405067
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/405067 | Integrated circuit having a vertical power MOS transistor | May 6, 2019 | Issued |
Array
(
[id] => 17032926
[patent_doc_number] => 11094745
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-17
[patent_title] => Variable resistance memory device and method of fabricating the same
[patent_app_type] => utility
[patent_app_number] => 16/396650
[patent_app_country] => US
[patent_app_date] => 2019-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 6128
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16396650
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/396650 | Variable resistance memory device and method of fabricating the same | Apr 26, 2019 | Issued |
Array
(
[id] => 15185037
[patent_doc_number] => 20190363110
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-28
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/396340
[patent_app_country] => US
[patent_app_date] => 2019-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7922
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16396340
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/396340 | Display device | Apr 25, 2019 | Issued |
Array
(
[id] => 14722921
[patent_doc_number] => 20190252524
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-15
[patent_title] => FinFET Device and Method of Forming Same
[patent_app_type] => utility
[patent_app_number] => 16/390999
[patent_app_country] => US
[patent_app_date] => 2019-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11363
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16390999
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/390999 | FinFET device and method of forming same | Apr 21, 2019 | Issued |
Array
(
[id] => 16418056
[patent_doc_number] => 10825959
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-11-03
[patent_title] => Light emitting unit and display device
[patent_app_type] => utility
[patent_app_number] => 16/385557
[patent_app_country] => US
[patent_app_date] => 2019-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 14
[patent_no_of_words] => 4885
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16385557
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/385557 | Light emitting unit and display device | Apr 15, 2019 | Issued |
Array
(
[id] => 14939205
[patent_doc_number] => 20190305241
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-03
[patent_title] => CROSSLINKED EMISSIVE LAYER CONTAINING QUANTUM DOTS FOR LIGHT-EMITTING DEVICE AND METHOD FOR MAKING SAME
[patent_app_type] => utility
[patent_app_number] => 16/369755
[patent_app_country] => US
[patent_app_date] => 2019-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10205
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16369755
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/369755 | Crosslinked emissive layer containing quantum dots for light-emitting device and method for making same | Mar 28, 2019 | Issued |
Array
(
[id] => 15109165
[patent_doc_number] => 10475915
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-12
[patent_title] => Semiconductor device and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/359348
[patent_app_country] => US
[patent_app_date] => 2019-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 40
[patent_no_of_words] => 14997
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 408
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16359348
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/359348 | Semiconductor device and method for manufacturing the same | Mar 19, 2019 | Issued |
Array
(
[id] => 16316173
[patent_doc_number] => 20200294911
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-17
[patent_title] => Metal Interconnect Structures with Self-Forming Sidewall Barrier Layer
[patent_app_type] => utility
[patent_app_number] => 16/352452
[patent_app_country] => US
[patent_app_date] => 2019-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4547
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16352452
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/352452 | Metal interconnect structures with self-forming sidewall barrier layer | Mar 12, 2019 | Issued |
Array
(
[id] => 16638116
[patent_doc_number] => 10916632
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-09
[patent_title] => Manufacture of improved power devices
[patent_app_type] => utility
[patent_app_number] => 16/352698
[patent_app_country] => US
[patent_app_date] => 2019-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 40
[patent_figures_cnt] => 66
[patent_no_of_words] => 11954
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16352698
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/352698 | Manufacture of improved power devices | Mar 12, 2019 | Issued |