
David Vu
Examiner (ID: 8926, Phone: (571)272-1798 , Office: P/2818 )
| Most Active Art Unit | 2818 |
| Art Unit(s) | 2818 |
| Total Applications | 2048 |
| Issued Applications | 1711 |
| Pending Applications | 95 |
| Abandoned Applications | 268 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17381358
[patent_doc_number] => 11239391
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-01
[patent_title] => Nanostructure
[patent_app_type] => utility
[patent_app_number] => 16/604397
[patent_app_country] => US
[patent_app_date] => 2018-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 10979
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16604397
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/604397 | Nanostructure | Apr 9, 2018 | Issued |
Array
(
[id] => 13363751
[patent_doc_number] => 20180233415
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-16
[patent_title] => FINFET DEVICE AND METHOD OF MANUFACTURING
[patent_app_type] => utility
[patent_app_number] => 15/947479
[patent_app_country] => US
[patent_app_date] => 2018-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2320
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 48
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15947479
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/947479 | FINFET DEVICE AND METHOD OF MANUFACTURING | Apr 5, 2018 | Abandoned |
Array
(
[id] => 15135973
[patent_doc_number] => 10481452
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-19
[patent_title] => Display panel
[patent_app_type] => utility
[patent_app_number] => 15/942384
[patent_app_country] => US
[patent_app_date] => 2018-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 15
[patent_no_of_words] => 11459
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 265
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15942384
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/942384 | Display panel | Mar 29, 2018 | Issued |
Array
(
[id] => 13470969
[patent_doc_number] => 20180287027
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-04
[patent_title] => VERTICAL SOLID-STATE DEVICES
[patent_app_type] => utility
[patent_app_number] => 15/942154
[patent_app_country] => US
[patent_app_date] => 2018-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 20450
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -38
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15942154
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/942154 | VERTICAL SOLID-STATE DEVICES | Mar 29, 2018 | Abandoned |
Array
(
[id] => 14616883
[patent_doc_number] => 10361148
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-07-23
[patent_title] => Leadframe with efficient heat dissipation for semiconductor device package assembly
[patent_app_type] => utility
[patent_app_number] => 15/941424
[patent_app_country] => US
[patent_app_date] => 2018-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 34
[patent_no_of_words] => 6959
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15941424
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/941424 | Leadframe with efficient heat dissipation for semiconductor device package assembly | Mar 29, 2018 | Issued |
Array
(
[id] => 14938989
[patent_doc_number] => 20190305133
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-03
[patent_title] => THIN FILM TRANSISTOR WITH SELECTIVELY DOPED OXIDE THIN FILM
[patent_app_type] => utility
[patent_app_number] => 15/942175
[patent_app_country] => US
[patent_app_date] => 2018-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6580
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15942175
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/942175 | Thin film transistor with selectively doped oxide thin film | Mar 29, 2018 | Issued |
Array
(
[id] => 14938899
[patent_doc_number] => 20190305088
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-03
[patent_title] => SUPER-JUNCTION CORNER AND TERMINATION STRUCTURE WITH IMPROVED BREAKDOWN AND ROBUSTNESS
[patent_app_type] => utility
[patent_app_number] => 15/937674
[patent_app_country] => US
[patent_app_date] => 2018-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6707
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15937674
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/937674 | Super-junction corner and termination structure with improved breakdown and robustness | Mar 26, 2018 | Issued |
Array
(
[id] => 15792035
[patent_doc_number] => 10629750
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-21
[patent_title] => Display device and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 15/937331
[patent_app_country] => US
[patent_app_date] => 2018-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 17
[patent_no_of_words] => 4835
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15937331
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/937331 | Display device and manufacturing method thereof | Mar 26, 2018 | Issued |
Array
(
[id] => 14939203
[patent_doc_number] => 20190305240
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-03
[patent_title] => CROSSLINKED EMISSIVE LAYER CONTAINING QUANTUM DOTS FOR LIGHT-EMITTING DEVICE AND METHOD FOR MAKING SAME
[patent_app_type] => utility
[patent_app_number] => 15/937073
[patent_app_country] => US
[patent_app_date] => 2018-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8402
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15937073
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/937073 | Crosslinked emissive layer containing quantum dots for light-emitting device and method for making same | Mar 26, 2018 | Issued |
Array
(
[id] => 14366885
[patent_doc_number] => 10304755
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-05-28
[patent_title] => Apparatus, system, and method for mitigating electromagnetic radiation leaks in double-decker heatsinks
[patent_app_type] => utility
[patent_app_number] => 15/937781
[patent_app_country] => US
[patent_app_date] => 2018-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5336
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15937781
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/937781 | Apparatus, system, and method for mitigating electromagnetic radiation leaks in double-decker heatsinks | Mar 26, 2018 | Issued |
Array
(
[id] => 14938911
[patent_doc_number] => 20190305094
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-03
[patent_title] => LOW COLLECTOR CONTACT RESISTANCE HETEROJUNCTION BIPOLAR TRANSISTORS
[patent_app_type] => utility
[patent_app_number] => 15/937068
[patent_app_country] => US
[patent_app_date] => 2018-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4184
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15937068
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/937068 | Low collector contact resistance heterojunction bipolar transistors | Mar 26, 2018 | Issued |
Array
(
[id] => 14938567
[patent_doc_number] => 20190304922
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-03
[patent_title] => COMPONENT MAGNETIC SHIELDING FOR MICROELECTRONIC DEVICES
[patent_app_type] => utility
[patent_app_number] => 15/937542
[patent_app_country] => US
[patent_app_date] => 2018-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7264
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 43
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15937542
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/937542 | Component magnetic shielding for microelectronic devices | Mar 26, 2018 | Issued |
Array
(
[id] => 15673329
[patent_doc_number] => 10600908
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-24
[patent_title] => High voltage device and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 15/937741
[patent_app_country] => US
[patent_app_date] => 2018-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 35
[patent_no_of_words] => 13844
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 341
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15937741
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/937741 | High voltage device and manufacturing method thereof | Mar 26, 2018 | Issued |
Array
(
[id] => 13950283
[patent_doc_number] => 10210920
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-02-19
[patent_title] => Magnetic tunnel junction (MTJ) devices with varied breakdown voltages in different memory arrays fabricated in a same semiconductor die to facilitate different memory applications
[patent_app_type] => utility
[patent_app_number] => 15/937317
[patent_app_country] => US
[patent_app_date] => 2018-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 14699
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15937317
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/937317 | Magnetic tunnel junction (MTJ) devices with varied breakdown voltages in different memory arrays fabricated in a same semiconductor die to facilitate different memory applications | Mar 26, 2018 | Issued |
Array
(
[id] => 14110321
[patent_doc_number] => 20190096836
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-28
[patent_title] => BUMP STRUCTURE, SEMICONDUCTOR PACKAGE INCLUDING THE BUMP STRUCTURE, AND METHOD OF FORMING THE BUMP STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 15/937586
[patent_app_country] => US
[patent_app_date] => 2018-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4848
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15937586
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/937586 | BUMP STRUCTURE, SEMICONDUCTOR PACKAGE INCLUDING THE BUMP STRUCTURE, AND METHOD OF FORMING THE BUMP STRUCTURE | Mar 26, 2018 | Abandoned |
Array
(
[id] => 14938777
[patent_doc_number] => 20190305027
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-03
[patent_title] => INTERCONNECT LAYER CONTACT AND METHOD FOR IMPROVED PACKAGED INTEGRATED CIRCUIT RELIABILITY
[patent_app_type] => utility
[patent_app_number] => 15/937742
[patent_app_country] => US
[patent_app_date] => 2018-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2449
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15937742
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/937742 | Interconnect layer contact and method for improved packaged integrated circuit reliability | Mar 26, 2018 | Issued |
Array
(
[id] => 15169999
[patent_doc_number] => 10490503
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-26
[patent_title] => Power-delivery methods for embedded multi-die interconnect bridges and methods of assembling same
[patent_app_type] => utility
[patent_app_number] => 15/937411
[patent_app_country] => US
[patent_app_date] => 2018-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 8315
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15937411
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/937411 | Power-delivery methods for embedded multi-die interconnect bridges and methods of assembling same | Mar 26, 2018 | Issued |
Array
(
[id] => 14554371
[patent_doc_number] => 10345639
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-07-09
[patent_title] => Curved display
[patent_app_type] => utility
[patent_app_number] => 15/937348
[patent_app_country] => US
[patent_app_date] => 2018-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 8212
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 241
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15937348
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/937348 | Curved display | Mar 26, 2018 | Issued |
Array
(
[id] => 15234131
[patent_doc_number] => 10504795
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-10
[patent_title] => Method for patterning a lanthanum containing layer
[patent_app_type] => utility
[patent_app_number] => 15/937472
[patent_app_country] => US
[patent_app_date] => 2018-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 5908
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15937472
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/937472 | Method for patterning a lanthanum containing layer | Mar 26, 2018 | Issued |
Array
(
[id] => 15922133
[patent_doc_number] => 10658315
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-19
[patent_title] => Redistribution layer metallic structure and method
[patent_app_type] => utility
[patent_app_number] => 15/937339
[patent_app_country] => US
[patent_app_date] => 2018-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 6344
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15937339
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/937339 | Redistribution layer metallic structure and method | Mar 26, 2018 | Issued |