David Vu

Array ( [id] => 11725189 [patent_doc_number] => 09698054 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2017-07-04 [patent_title] => 'Strained structure of a p-type field effect transistor' [patent_app_type] => utility [patent_app_number] => 12/984703 [patent_app_country] => US [patent_app_date] => 2011-01-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 4248 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12984703 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5980113 [patent_doc_number] => 20110095349 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-04-28 [patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SAME' [patent_app_type] => utility [patent_app_number] => 12/975004 [patent_app_country] => US [patent_app_date] => 2010-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 52 [patent_figures_cnt] => 52 [patent_no_of_words] => 13359 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0095/20110095349.pdf [firstpage_image] =>[orig_patent_app_number] => 12975004 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6114351 [patent_doc_number] => 20110073929 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-03-31 [patent_title] => 'HIGH COUPLING MEMORY CELL' [patent_app_type] => utility [patent_app_number] => 12/962012 [patent_app_country] => US [patent_app_date] => 2010-12-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2586 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0073/20110073929.pdf [firstpage_image] =>[orig_patent_app_number] => 12962012 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8483324 [patent_doc_number] => 20120282731 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-11-08 [patent_title] => 'PHOTOPLATING OF METAL ELECTRODES FOR SOLAR CELLS' [patent_app_type] => utility [patent_app_number] => 13/505518 [patent_app_country] => US [patent_app_date] => 2010-11-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 7762 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13505518 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7481812 [patent_doc_number] => 20110249134 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-10-13 [patent_title] => 'SEMICONDUCTOR DEVICE WITH CONDUCTIVE TRENCHES TO CONTROL ELECTRIC FIELD' [patent_app_type] => utility [patent_app_number] => 12/938481 [patent_app_country] => US [patent_app_date] => 2010-11-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3723 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0249/20110249134.pdf [firstpage_image] =>[orig_patent_app_number] => 12938481 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6070774 [patent_doc_number] => 20110045625 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-02-24 [patent_title] => 'METHOD OF MANUFACTURING A SEMICONDUCTOR WAFER COMPRISING AN INTEGRATED OPTICAL FILTER' [patent_app_type] => utility [patent_app_number] => 12/916363 [patent_app_country] => US [patent_app_date] => 2010-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2991 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0045/20110045625.pdf [firstpage_image] =>[orig_patent_app_number] => 12916363 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5925393 [patent_doc_number] => 20110037151 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-02-17 [patent_title] => 'Multiple Substrate Electrical Circuit Device' [patent_app_type] => utility [patent_app_number] => 12/914457 [patent_app_country] => US [patent_app_date] => 2010-10-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2245 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0037/20110037151.pdf [firstpage_image] =>[orig_patent_app_number] => 12914457 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7577308 [patent_doc_number] => 20110291190 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-12-01 [patent_title] => 'System and method for integrated circuits with cylindrical gate structures' [patent_app_type] => utility [patent_app_number] => 12/892881 [patent_app_country] => US [patent_app_date] => 2010-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 37 [patent_figures_cnt] => 37 [patent_no_of_words] => 13577 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0291/20110291190.pdf [firstpage_image] =>[orig_patent_app_number] => 12892881 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9021055 [patent_doc_number] => 08531041 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-09-10 [patent_title] => 'Semiconductor component having a plated through-hole and method for the production thereof' [patent_app_type] => utility [patent_app_number] => 13/501399 [patent_app_country] => US [patent_app_date] => 2010-09-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 2977 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13501399 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8386048 [patent_doc_number] => 08263446 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-09-11 [patent_title] => 'Asymmetric FinFET devices' [patent_app_type] => utility [patent_app_number] => 12/881152 [patent_app_country] => US [patent_app_date] => 2010-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 4531 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 163 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12881152 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8527707 [patent_doc_number] => 08304277 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-11-06 [patent_title] => 'Semiconductor device and method of forming base substrate with cavities formed through etch-resistant conductive layer for bump locking' [patent_app_type] => utility [patent_app_number] => 12/878661 [patent_app_country] => US [patent_app_date] => 2010-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 39 [patent_no_of_words] => 6980 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12878661 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4612904 [patent_doc_number] => 07989299 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-08-02 [patent_title] => 'Semiconductor device, method of manufacturing the same, and method of evaluating semiconductor device' [patent_app_type] => utility [patent_app_number] => 12/859372 [patent_app_country] => US [patent_app_date] => 2010-08-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 51 [patent_no_of_words] => 15626 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/989/07989299.pdf [firstpage_image] =>[orig_patent_app_number] => 12859372 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6067615 [patent_doc_number] => 20110042668 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-02-24 [patent_title] => 'AMORPHOUS OXIDE SEMICONDUCTOR MATERIAL, FIELD-EFFECT TRANSISTOR, AND DISPLAY DEVICE' [patent_app_type] => utility [patent_app_number] => 12/853338 [patent_app_country] => US [patent_app_date] => 2010-08-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 24 [patent_no_of_words] => 15440 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0042/20110042668.pdf [firstpage_image] =>[orig_patent_app_number] => 12853338 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7762780 [patent_doc_number] => 20120032311 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-02-09 [patent_title] => 'MULTI COMPONENT DIELECTRIC LAYER' [patent_app_type] => utility [patent_app_number] => 12/853278 [patent_app_country] => US [patent_app_date] => 2010-08-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 6285 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0032/20120032311.pdf [firstpage_image] =>[orig_patent_app_number] => 12853278 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6256139 [patent_doc_number] => 20100295113 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-11-25 [patent_title] => 'SEMICONDUCTOR DEVICES COMPRISING A PLURALITY OF GATE STRUCTURES' [patent_app_type] => utility [patent_app_number] => 12/847351 [patent_app_country] => US [patent_app_date] => 2010-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5904 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0295/20100295113.pdf [firstpage_image] =>[orig_patent_app_number] => 12847351 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8572289 [patent_doc_number] => 08338939 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-12-25 [patent_title] => 'TSV formation processes using TSV-last approach' [patent_app_type] => utility [patent_app_number] => 12/834304 [patent_app_country] => US [patent_app_date] => 2010-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 2148 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12834304 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7699450 [patent_doc_number] => 20110227140 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-09-22 [patent_title] => 'SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING SAME' [patent_app_type] => utility [patent_app_number] => 12/834390 [patent_app_country] => US [patent_app_date] => 2010-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 4724 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0227/20110227140.pdf [firstpage_image] =>[orig_patent_app_number] => 12834390 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6075261 [patent_doc_number] => 20110140210 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-06-16 [patent_title] => 'MICROELECTROMECHANICAL SENSOR DEVICE PACKAGE AND METHOD FOR MAKING THE SAME' [patent_app_type] => utility [patent_app_number] => 12/834386 [patent_app_country] => US [patent_app_date] => 2010-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 1547 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0140/20110140210.pdf [firstpage_image] =>[orig_patent_app_number] => 12834386 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6153477 [patent_doc_number] => 20110156135 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-06-30 [patent_title] => 'BURIED GATE IN SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME' [patent_app_type] => utility [patent_app_number] => 12/834127 [patent_app_country] => US [patent_app_date] => 2010-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3108 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0156/20110156135.pdf [firstpage_image] =>[orig_patent_app_number] => 12834127 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5925123 [patent_doc_number] => 20110037046 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-02-17 [patent_title] => 'RESISTANCE-CHANGE MEMORY AND METHOD OF MANUFACTURING THE SAME' [patent_app_type] => utility [patent_app_number] => 12/834255 [patent_app_country] => US [patent_app_date] => 2010-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 7954 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0037/20110037046.pdf [firstpage_image] =>[orig_patent_app_number] => 12834255 [rel_patent_id] =>[rel_patent_doc_number] =>)